

Product Description

The PE4259 UltraCMOS™ RF switch is designed to cover a broad range of applications from 10 MHz through 3000 MHz. This reflective switch integrates on-board CMOS control logic with a low voltage CMOS-compatible control interface, and can be controlled using either single-pin or complementary control inputs. Using a nominal +3-volt power supply voltage, a typical input 1 dB compression point of +33.5 dBm can be achieved.

The PE4259 is manufactured on Peregrine's UltraCMOS™ process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Product Specification

PE4259

SPDT High Power UltraCMOS™ 10 MHz - 3.0 GHz RF Switch

Features

- Single-pin or complementary CMOS logic control inputs
- · Low insertion loss:
 - 0.35 dB @ 1000 MHz
 - 0.5 dB @ 2000 MHz
- Isolation of 30 dB @ 1000 MHz
- High ESD tolerance of 2 kV HBM
- Typical input 1 dB compression point of +33.5 dBm
- 1.8V minimum power supply voltage
- Ultra-small SC-70 package

Figure 1. Functional Diagram




Figure 2. Package Type SC-70 6-lead SC-70





Table 1. Electrical Specifications @ +25°C, V_{DD} = 3V (Z_{S} = Z_{L} = 50 Ω)

Parameter	Conditions	Minimum	Typical	Maximum	Units
Operation Frequency ¹		10 MHz		3000	MHz
Insertion Loss ³	1000 MHz 2000 MHz		0.35 0.50	0.45 0.60	dB dB
Isolation	1000 MHz 2000 MHz	29 19	30 20		dB dB
Return Loss ³	1000 MHz 2000 MHz	21 24	22 27		dB dB
'ON' Switching Time	50% CTRL to 0.1 dB of final value, 1 GHz		1.50		us
'OFF' Switching Time	50% CTRL to 25 dB isolation, 1 GHz		1.50		us
Video Feedthrough ²			15		mV_{pp}
Input 1 dB Compression	1000 MHz @ 2.3 - 3.3V 1000 MHz @ 1.8 - 2.3V 2500 MHz @ 2.3 - 3.3V 2500 MHz @ 1.8 - 2.3V	31.5 29.5 28.5 28	33.5 30.5 30.5 29		dBm
Input IP3	1000 MHz, 20dBm input power		55		dBm

Notes: 1. Device linearity will begin to degrade below 10 MHz.

^{2.} The DC transient at the output of any port of the switch when the control voltage is switched from Low to High or High to Low in a 50 Ω test set-up, measured with 1ns risetime pulses and 500 MHz bandwidth.

^{3.} A tuning capacitor must be added to the application board to optimize the insertion loss and return loss performance. See Figure 6 for details.



Figure 3. Pin Configuration (Top View)




Table 2. Pin Descriptions

Pin No.	Pin Name	Description
1	RF1 ¹	RF Port1
2	GND	Ground connection. Traces should be physically short and connected to ground plane for best performance.
3	RF2 ¹	RF Port2
4	CTRL	Switch control input, CMOS logic level.
5	RFC ¹	RF Common
6	CTRL or V _{DD}	This pin supports two interface options: Single-pin control mode. A nominal 3-volt supply connection is required. Complementary-pin control mode. A complementary CMOS control signal to CTRL is supplied to this pin. Bypassing on this pin is not required in this mode.

Note 1: All RF pins must be DC blocked with an external series capacitor or held at o VDC

Table 3. Operating Ranges

Parameter	Min	Тур	Max	Units
V _{DD} Power Supply Voltage	1.8	3.0	3.3	٧
I_{DD} Power Supply Current $(V_{DD} = 3V, V_{CNTL} = 3V)$		9	20	μΑ
Control Voltage High	0.7x V _{DD}			٧
Control Voltage Low			0.3x V _{DD}	٧

Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE4259 in the SC70 package is MSL1.

Switching Frequency

The PE4259 has a maximum 25 kHz switching rate.


Table 4. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Power supply voltage	-0.3	4.0	V
VI	Voltage on any DC input	-0.3	V _{DD} + 0.3	٧
T _{ST}	Storage temperature range	-65	150	°C
T _{OP}	Operating temperature range	-40	85	°C
P _{IN}	Input power (50 Ω)		+34 ¹	dBm
V _{ESD}	ESD Voltage (HBM, ML_STD 883 Method 3015.7)		2000	V
	ESD Voltage (MM, JEDEC, JESD22-A114-B)		100	٧

Note 1: To maintain optimum device performance, do not exceed Max P_{IN} at desired operating frequency (see Figure 4).

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Figure 4. Maximum Input Power



Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS™ devices are immune to latch-up.

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS™ device, observe the same precautions that you would use with other ESDsensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.



Table 5. Single-pin Control Logic Truth Table

Control Voltages	Signal Path
Pin 6 (V_{DD}) = V_{DD} Pin 4 (CTRL) = High	RFC to RF1
Pin 6 (V_{DD}) = V_{DD} Pin 4 (CTRL) = Low	RFC to RF2

Table 6. Complementary-pin Control Logic Truth Table

Control Voltages	Signal Path
Pin 6 ($\overline{\text{CTRL}}$ or V_{DD}) = Low Pin 4 (CTRL) = High	RFC to RF1
Pin 6 (\overline{CTRL} or V_{DD}) = High Pin 4 ($CTRL$) = Low	RFC to RF2

Control Logic Input

The PE4259 is a versatile RF CMOS switch that supports two operating control modes; single-pin control mode and complementary-pin control mode.

Single-pin control mode enables the switch to operate with a single control pin (pin 4) supporting a +3-volt CMOS logic input, and requires a dedicated +3-volt power supply connection on pin 6 (V_{DD}). This mode of operation reduces the number of control lines required and simplifies the switch control interface typically derived from a CMOS uProcessor I/O port.

Complementary-pin control mode allows the switch to operate using complementary control pins CTRL and CTRL (pins 4 and 6), that can be directly driven by +3-volt CMOS logic or a suitable μProcessor I/O port. This enables the PE4259 to be used as a potential alternate source for SPDT RF switch products used in positive control voltage mode and operating within the PE4259 operating limits.




Evaluation Kit

The SPDT switch EK Board was designed to ease customer evaluation of Peregrine's PE4259. The RF common port is connected through a 50 Ω transmission line via the top SMA connector, J1. RF1 and RF2 are connected through 50 Ω transmission lines via SMA connectors J2 and J3, respectively. A through 50 Ω transmission is available via SMA connectors J4 and J5. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated.

The board is constructed of a two metal layer FR4 material with a total thickness of 0.031". The bottom layer provides ground for the RF transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 0.0476", trace gaps of 0.030", dielectric thickness of 0.028", metal thickness of 0.0021" and ε_r of 4.4.

J6 and J7 provide a means for controlling DC and digital inputs to the device. J6-1 is connected to the device V_{DD} or CTRL input. J7-1 is connected to the device CTRL input.


Figure 5. Evaluation Board Layouts



101/0162-02



Figure 6. Evaluation Board Schematic



NOTES:

102/0218-02

1. USE POB PART NUMBER 101-0162-02.

2. ADD TWO 0.5PF CAPS IN SERIES TO BE SHUNTED ON THE J1 SMA INPUT. SOLDER C1 SIDE 1 TO THE RF TRACE CLOSE TO THE J1 PIN. SOLDERC1 SIDE 2 TO C2 SIDE 1. SOLDER C2 SIDE 2 TO GROUND.



Typical Performance Data @ -40 °C to 85 °C (Unless Otherwise Noted)

Figure 7. Insertion Loss




Figure 8. Isolation – Input to Output




Figure 9. Isolation - Output to Output





Figure 10. Return Loss (Input)





Typical Performance Data @ V_{DD} = 2.3V, T=25°C

Figure 11. Insertion Loss




Figure 12. Isolation - Input to Output




Figure 13. Isolation – Output to Output




Figure 14. Return Loss (Input & Output)









Figure 15. Package Drawing Hana - AYT (Thailand)

6-lead SC-70







NOTE: 1. ALL DIMENSIONS ARE IN MILLIMETERS.


- 2. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND GATE BURR.
 3. ALL SPECIFICATIONS COMPLY TO JEDEC SPEC MO-203 ISSUE A.
 4. DIE IS FACING UP FOR MOLD AND FACING DOWN FOR TRIM/FORM

- 4. DIE IS FACING OF FOR MOLE AND FACING DOWN FOR TRIM/FORM.
 i.e. REVERSE TRIM/FORM.
 5. PACKAGE SUFACE MATTE FINISH VDI 11~13.
 6. THE FOOT LENGTH MEASURING BASED ON GAUGE PLANE METHOD.

SYMBOL	MIN	MAX	
E	1.15	1.35	
D	1.85	2.25	
HE	2.00	2.30	
Α	0.80	1.10	
A2	0.80	1.00	
е	0.65 BSC0.10		
b	0.15	0.30	
С	0.08	0.25	
L	0.21	0.41	



Figure 16. Package Drawing Hana - JX (China) 6-lead SC-70



NOTE: 1. CONTROLLING DIMENSION: MILLIMETER. CONVERTED INCH DIMENSION ARE NOT NECESSARILY EXACTY.

- 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1994.
- 3. DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR, MOLD FLASH, PROTRUSION OR GAT BURR SHALL NOT EXCEED 0.15MM(0.006") PER END.

DIMENSION E1 DO NOT INCLUDE INTER-LEAD FLASH OR PROTRUSION, INTER-LEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.15MM (0.006") PER SIDE.

4. THE PACKAGE TOP BE SMALLER THAN THE PACKAGE BOTTOM.
DIMENSION D AND E1 ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.

	COMMON					
Symbol	DIMENSIONS MILLIMETER			DIMENSIONS INCH		
	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.80	_	1.10	0.031		0.043
A1	0	_	0.10	0		0.004
A2	0.80	0.90	1.00	0.031	0.035	0.040
b	0.15	_	0.30	0.006		0.012
b2	0.15	0.20	0.25	0.006	0.008	0.010
С	0.08	_	0.25	0.003		0.010
c1	0.08	0.13	0.20	0.003	0.005	0.008
D	1.90	2.10	2.15	0.074	0.082	0.084
Е	2.00	2.10	2.20	0.078	0.082	0.086
E1	1.15	1.25	1.35	0.045	0.050	0.055
е	0.65 BSC			0	.0255 BS0	2
e1	1.30 BSC		0	.0512 BS0	2	
L	0.26	0.36	0.46	0.010	0.014	0.018
Θ	0°	_	8°	0°		8°
Θ1	4°	_	10°	4°	_	10°


Figure 17. Differences Between Hana-AYT and Hana-JX Parts

PE4259 POD Differences					
Dimension AYT JX					
С	0.25 mm	0.22 mm			
Dmin	1.9 mm	1.85 mm			
Dnom	2.1 mm	2.0 mm			
Emin	2.0 mm	1.95 mm			
E1min	1.15 mm	1.1 mm			
E1max	1.35 mm	1.4 mm			

©2005-2012 Peregrine Semiconductor Corp. All rights reserved.



Figure 18. Tape and Reel Specifications




Notes:

- 1. 10 sprocket hole pitch cumulative tolerance ±.02.
- 2. Camber not to exceed 1mm in 100mm.
- 3. Material: Black Conductive Advantek Polystyrene.
- 4. Ao and Bo measured on a plane 0.3mm above the bottom of the pocket
- 5. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
- 6. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

 $Ao = 2.25 \, mm$

Bo = 2.4 mm

Ko = 1.2 mm



Device Orientation in Tape

Table 7. Ordering Information

Order Code	Part Marking	Description	Package	Shipping Method
4259-63 ¹	259	PE4259G-06SC70-3000C	Green 6-lead SC-70	3000 units / T&R
PE4259SCBC-Z ²	259	PE4259G-06SC70-3000C	Green 6-lead SC-70	3000 units / T&R
EK4259-01 ¹	PE4259-EK	PE4259-06SC70-EK	Evaluation Kit	1 / Box
EK4259-02 ²	PE4259-EK	PE4259-06SC70-EK	Evaluation Kit	1 / Box

Notes: 1. Hana AYT (Thailand) assembly house. Please contact factory for assembly house details.

2. Hana JX (China) assembly house. Please contact factory for assembly house details.

Sales Contact and Information

For Sales and contact information please visit www.psemi.com.

Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification: The datasheet contains final data. In the event Peregrine decides to change the specifications. Peregrine will notify customers of the intended changes by issuing a CNF (Customer

The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant. or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS, HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.