

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



June 2014

G1

FDMD82100

Dual N-Channel Power Trench[®] MOSFET 100 V, 25 A, 19 m Ω

Features

- Max $r_{DS(on)}$ = 19 m Ω at V_{GS} = 10 V, I_D = 7 A
- Max $r_{DS(on)} = 33 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 5.5 \text{ A}$
- Ideal for flexible layout in primary side of bridge topology
- Termination is Lead-free and RoHS Compliant
- 100% UIL tested
- Kelvin High Side MOSFET drive pin-out capability




General Description


This device includes two 100V N-Channel MOSFETs in a dual Power (3.3 mm X 5 mm) package. HS source and LS Drain internally connected for half/full bridge, low source inductance package, low r_{DS(on)}/Qg FOM silicon.

Applications

- Synchronous Buck : Primary Switch of Half / Full bridge converter for telecom
- Motor Bridge: Primary Switch of Half / Full bridge converter for BLDC motor
- MV POL: 48V Synchronous Buck Switch

D1





MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parame	eter		Ratings	Units
V_{DS}	Drain to Source Voltage			100	V
V_{GS}	Gate to Source Voltage			±20	V
I _D	Drain Current -Continuous	T _C = 25 °C		25	
	-Continuous	T _A = 25 °C	(Note 1a)	7	Α
	-Pulsed		(Note 4)	80	
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	121	mJ
P_{D}	Power Dissipation	T _A = 25 °C	(Note 1a)	2.1	W
	Power Dissipation	T _A = 25 °C	(Note 1b)	1	VV
T _J , T _{STG}	Operating and Storage Junction Tempera	ature Range		-55 to +150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case		3.1	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	60	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	130	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
82100	FDMD82100	Power 3.3 x 5	13 "	12 mm	3000 units

Electrical Characteristics $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 °C		70		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80 V, V _{GS} = 0 V			1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA

On Characteristics

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2	3.3	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 250 μA, referenced to 25 °C		-9		mV/°C
		$V_{GS} = 10 \text{ V}, I_D = 7 \text{ A}$		15	19	
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = 6 \text{ V}, I_D = 5.5 \text{ A}$		23	33	mΩ
, ,		$V_{GS} = 10 \text{ V}, I_D = 7 \text{ A}, T_J = 125 ^{\circ}\text{C}$		27	35	
g _{FS}	Forward Transconductance	V _{DD} = 5 V, I _D = 7 A		18		S

Dynamic Characteristics

C _{iss}	Input Capacitance	V 50.V.V 0.V		805	1070	pF
Coss	Output Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$ f = 1 MHz		176	235	pF
C _{rss}	Reverse Transfer Capacitance	I = I IVIMZ		8	15	pF
R_g	Gate Resistance		0.1	1.8	3.6	Ω


Switching Characteristics

	•					
t _{d(on)}	Turn-On Delay Time			9.4	19	ns
t _r	Rise Time	V _{DD} = 50 V, I _D = 7 A		3.2	10	ns
t _{d(off)}	Turn-Off Delay Time	V _{GS} = 10 V, R _{GEN} =	6 Ω	15	27	ns
t _f	Fall Time			3.3	10	ns
0	Total Gate Charge	V _{GS} = 0 V to 10 V		12	17	nC
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 0 \text{ V to 6 V}$	_{DD} = 50 V	8	11	nC
Q _{gs}	Gate to Source Charge	ال) = 7 A	3.9		nC
Q_{qd}	Gate to Drain "Miller" Charge			2.7		nC


Drain-Source Diode Characteristics

V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 7 \text{ A}$	(Note 2)	0.8	1.2	V
t _{rr}	Reverse Recovery Time	I _E = 7 A, di/dt = 100 A/μs		46	74	ns
Q _{rr}	Reverse Recovery Charge	$I_F = 7 \text{ A}$, $di/dt = 100 \text{ A/}\mu\text{S}$		48	77	nC

^{1.} $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 60 °C/W when mounted on a 1 in² pad of 2 oz copper



b. 130 °C/W when mounted on a minimum pad of 2 oz copper

^{2.} Pulse Test: Pulse Width < 300 $\mu s,$ Duty cycle < 2.0 %.

^{3.} E_{AS} of 121 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = 9 A, V_{DD} = 100 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 30 A.

^{4.} Pulse Id refers to Figure.11 Forward Bias Safe Operation Area.

Typical Characteristics T_J = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics $T_J = 25$ °C unless otherwise noted





Figure 13. Junction-to-Case Transient Thermal Response Curve



BOTTOM VIEW

0.80 0.70

| 0.10 | C | E |
| 0.25 | 0.05 | SEATING
| DETAIL 'A' | SCALE: 2:1

- A) DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229 DATED 8/2012
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.
- F) DRAWING FILE NAME: MKT-PQFN12BREV1

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative