Table of Contents-

1. GENERAL DESCRIPTION......................................................................................................... 2
2. FEATURES................................................................................................................................ 2
3. PIN CONFIGURATIONS ........................................................................................................... 3
4. PIN DESCRIPTION .................................................................................................................... 4
5. FUNCTIONAL DESCRIPTION ................................................................................................... 5
6. SECURITY............................................................................................................................... 17
7. ABSOLUTE MAXIMUM RATINGs............................................................................................ 18
8. DC CHARACtERISTICS.......................................................................................................... 19
9. AC CHARACTERISTICS........................................................................................................... 21
10. TIMING WAVEFORMS................................................................................................................. 23
11. TYPICAL APPLICATION CIRCUIT ........................................................................................... 25
11.1 Expanded External Data Memory and Oscillator .......................................................... 26
12. PACKAGE DIMENSIONS......................................................................................................... 27
13. REVISION HISTORY................................................................................................................. 34

## 1. GENERAL DESCRIPTION

The W78L058A is an 8-bit microcontroller which has an in-system programmable Flash EPROM for firmware updating. The instruction set of the W78L058A is fully compatible with the standard 8052. The W78L058A contains a 32 K bytes of main ROM and a 4 K bytes of auxiliary ROM which allows the contents of the 32 KB main ROM to be updated by the loader program located at the 4 KB auxiliary ROM; 512 bytes of on-chip RAM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 4-bit port P4; three 16-bit timer/counters; a serial port. These peripherals are supported by a eight sources two-level interrupt capability. To facilitate programming and verification, the ROM inside the W78L058A allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.
The W78L058A microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

## 2. FEATURES

- Fully static design 8-bit CMOS microcontroller
- 32 K bytes of in-system programmable Flash EPROM for Application Program (APROM)
- 4K bytes of auxiliary ROM for Loader Program (LDROM)
- 512 bytes of on-chip RAM. (including 256 bytes of AUX-RAM, software selectable)
- 64 K bytes program memory address space and 64 K bytes data memory address space
- Four 8-bit bi-directional ports
- One 4-bit multipurpose programmable port
- Three 16-bit timer/counters
- One full duplex serial port
- Eight-sources, two-level interrupt capability
- Built-in power management
- Code protection
- Packaged in
- Lead Free (RoHS) DIP 40: W78L058A24DL
- Lead Free (RoHS) PLCC 44: W78L058A24PL
- Lead Free (RoHS) PQFP 44: W78L058A24FL


# W78LE58/W78L058A <br>  

## 3. PIN CONFIGURATIONS


4. PIN DESCRIPTION

| SYMBOL | TYPE | DESCRIPTIONS |
| :---: | :---: | :--- |
| $\overline{\text { EA }}$ | I | EXTERNAL ACCESS ENABLE: This pin forces the processor to execute the <br> external ROM. The ROM address and data will not be presented on the bus if <br> the EA pin is high. |
| $\overline{\text { PSEN }}$ | O H | PROGRAM STORE ENABLE: $\overline{\text { PSEN enables the external ROM data in the }}$ <br> Port 0 address/data bus. When internal ROM access is performed, no PSEN <br> strobe signal outputs originate from this pin. |
| ALE | O H | ADDRESS LATCH ENABLE: ALE is used to enable the address latch that <br> separates the address from the data on Port 0. ALE runs at 1/6th of the <br> oscillator frequency. |
| RST | I L | RESET: A high on this pin for two machine cycles while the oscillator is <br> running resets the device. |
| XTAL1 | I | CRYSTAL 1: This is the crystal oscillator input. This pin may be driven by an <br> external clock. |
| XTAL2 | O | CRYSTAL 2: This is the crystal oscillator output. It is the inversion of XTAL1. |
| Vss | I | GROUND: ground potential. |
| VDD | I | POWER SUPPLY: Supply voltage for operation. |
| P0.0-P0.7 | I/O D | PORT 0: Function is the same as that of standard 8052. |
| P1.0-P1.7 | I/O H | PORT 1: Function is the same as that of standard 8052. |
| P2.0-P2.7 | I/O H | PORT 2: Port 2 is a bi-directional I/O port with internal pull-ups. This port also <br> provides the upper address bits for accesses to external memory. |
| P3.0-P3.7 | I/O H | PORT 3: Function is the same as that of the standard 8052. |
| P4.0-P4.3 | I/O H | PORT 4: A bi-directional I/O. See details below. |

* Note: TYPE I: input, O: output, I/O: bi-directional, H: pull-high, L: pull-low, D: open drain


## 5. FUNCTIONAL DESCRIPTION

The W78L058A architecture consists of a core controller surrounded by various registers, four general purpose I/O ports, one special purpose programmable 4-bits I/O port, 512 bytes of RAM, three timer/counters, a serial port. The processor supports 111 different opcodes and references both a 64 K program address space and a 64 K data storage space.

## RAM

The internal data RAM in the W78L058A is 512 bytes. It is divided into two banks: 256 bytes of scratchpad RAM and 256 bytes of AUX-RAM. These RAMs are addressed by different ways.

- RAM OH-7FH can be addressed directly and indirectly as the same as in 8051 . Address pointers are R0 and R1 of the selected register bank.
- RAM $80 \mathrm{H}-\mathrm{FFH}$ can only be addressed indirectly as the same as in 8051 . Address pointers are R0, R1 of the selected registers bank.
- AUX-RAM OH-FFH is addressed indirectly as the same way to access external data memory with the MOVX instruction. Address pointer are R0 and R1 of the selected register bank and DPTR register. An access to external data memory locations higher than FFH will be performed with the MOVX instruction in the same way as in the 8051. The AUX-RAM is disable after a reset. Setting the bit 4 in CHPCON register will enable the access to AUX-RAM. When AUX-RAM is enabled the instructions of "MOVX @Ri" will always access to on-chip AUX-RAM. When executing from internal program memory, an access to AUX-RAM will not affect the Ports P0, P2, $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}$.


## Example,

| CHPENR | REG | F6H |
| :--- | :--- | :--- |
| CHPCON | REG | BFH |

MOV CHPENR,\#87H
MOV CHPENR,\#59H
ORL CHPCON,\#00010000B ; enable AUX-RAM
MOV CHPENR,\#OOH
MOV R0,\#12H
MOV A,\#34H
MOVX @R0,A
; Write 34 h data to 12 h address.

## Timers 0, 1, and 2

Timers 0,1 , and 2 each consist of two 8 -bit data registers. These are called TLO and TH0 for Timer 0, TL1 and TH1 for Timer 1, and TL2 and TH2 for Timer 2. The TCON and TMOD registers provide control functions for timers 0,1 . The T2CON register provides control functions for Timer 2. RCAP2H and RCAP2L are used as reload/capture registers for Timer 2. The operations of Timer 0 and Timer 1 are the same as in the W78C51. Timer 2 is a 16-bit timer/counter that is configured and controlled by the T2CON register. Like Timers 0 and 1, Timer 2 can operate as either an external event counter or as an internal timer, depending on the setting of bit C/T2 in T2CON. Timer 2 has three operating modes: capture, auto-reload, and baud rate generator. The clock speed at capture or auto-reload mode is the same as that of Timers 0 and 1.

## Clock

The W78L058A is designed with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used by default. This makes the W78L058A relatively insensitive to duty cycle variations in the clock.

## Crystal Oscillator

The W78L058A incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground.

## External Clock

An external clock should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator.

## Power Management

## Idle Mode

Setting the IDL bit in the PCON register enters the idle mode. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

## Power-down Mode

When the PD bit in the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks are stopped, including the oscillator. To exit from power-down mode is by a hardware reset or external interrupts $\overline{\mathrm{INTO}}$ to $\overline{\mathrm{INT}}$ when enabled and set to level triggered.

## Reduce EMI Emission

The W78L058A allows user to diminish the gain of on-chip oscillator amplifier by using programmer to clear the B 7 bit of security register. Once B 7 is set to 0 , a half of gain will be decreased. Care must be taken if user attempts to diminish the gain of oscillator amplifier, reducing a half of gain may affect the external crystal operating improperly at high frequency. The value of C1 and C2 may need some adjustment while running at lower gain.

## Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running. An internal trigger circuit in the reset line is used to deglitch the reset line when the W78L058A is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line. During reset, the ports are initialized to FFH , the stack pointer to 07 H , PCON (with the exception of bit 4) to 00 H , and all of the other SFR registers except SBUF to 00 H . SBUF is not reset.

W78L058A Special Function Registers (SFRs) and Reset Values

| F8 |  |  |  |  |  |  |  |  | FF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F0 | $\begin{gathered} +B \\ 00000000 \end{gathered}$ |  |  |  |  |  | CHPENR <br> 00000000 |  | F7 |
| E8 |  |  |  |  |  |  |  |  | EF |
| E0 | $\begin{gathered} + \text { ACC } \\ 00000000 \end{gathered}$ |  |  |  |  |  |  |  | E7 |
| D8 | $\begin{gathered} +\mathrm{P} 4 \\ \text { xxxx1111 } \end{gathered}$ |  |  |  |  |  |  |  | DF |
| D0 | $\begin{gathered} + \text { PSW } \\ 00000000 \end{gathered}$ |  |  |  |  |  |  |  | D7 |
| C8 | $\begin{aligned} & +\mathrm{T} 2 \mathrm{CON} \\ & 00000000 \end{aligned}$ |  | $\begin{aligned} & \text { RCAP2L } \\ & 00000000 \end{aligned}$ | $\begin{aligned} & \text { RCAP2H } \\ & 00000000 \end{aligned}$ | $\begin{gathered} \text { TL2 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \mathrm{TH} 2 \\ 00000000 \end{gathered}$ |  |  | CF |
| C0 | $\begin{gathered} \text { XICON } \\ 00000000 \end{gathered}$ |  | $\begin{aligned} & \text { P4CONA } \\ & 00000000 \end{aligned}$ | $\begin{aligned} & \text { P4CONB } \\ & 00000000 \end{aligned}$ | $\begin{aligned} & \text { SFRAL } \\ & 00000000 \end{aligned}$ | $\begin{gathered} \text { SFRAH } \\ 00000000 \end{gathered}$ | $\begin{aligned} & \text { SFRFD } \\ & 00000000 \end{aligned}$ | $\begin{aligned} & \text { SFRCN } \\ & 00000000 \end{aligned}$ | C7 |
| B8 | $\begin{gathered} +\mathrm{IP} \\ 00000000 \end{gathered}$ |  |  |  |  |  |  | CHPCON <br> 0xx00000 | BF |
| B0 | $\begin{gathered} +\mathrm{P} 3 \\ 00000000 \end{gathered}$ |  |  |  | $\begin{gathered} \text { P43AL } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { P43AH } \\ 00000000 \end{gathered}$ |  |  | B7 |
| A8 | $\begin{gathered} +\mathrm{IE} \\ 00000000 \end{gathered}$ |  |  |  | $\begin{gathered} \text { P42AL } \\ 00000000 \end{gathered}$ | $\begin{aligned} & \text { P42AH } \\ & 00000000 \end{aligned}$ | $\begin{aligned} & \text { P2ECON } \\ & \text { 0000xx00 } \end{aligned}$ |  | AF |
| A0 | $\begin{gathered} \text { +P2 } \\ 11111111 \end{gathered}$ |  |  |  |  |  |  |  | A7 |
| 98 | $\begin{gathered} + \text { SCON } \\ 00000000 \end{gathered}$ | SBUF XXXXXXXX |  |  |  |  |  |  | 9F |
| 90 | $\begin{gathered} +\mathrm{P} 1 \\ 11111111 \end{gathered}$ |  |  |  | $\begin{gathered} \text { P41AL } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { P41AH } \\ 00000000 \end{gathered}$ |  |  | 97 |
| 88 | $\begin{gathered} +\mathrm{TCON} \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { TMOD } \\ 00000000 \end{gathered}$ | $\begin{gathered} \hline \text { TLO } \\ 00000000 \end{gathered}$ | $\begin{gathered} \hline \text { TL1 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { TH0 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \hline \text { TH1 } \\ 00000000 \end{gathered}$ |  |  | 8F |
| 80 | $\begin{gathered} +\mathrm{PO} \\ 11111111 \end{gathered}$ | $\begin{gathered} \text { SP } \\ 00000111 \end{gathered}$ | $\begin{gathered} \text { DPL } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { DPH } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { P40AL } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { P40AH } \\ 00000000 \end{gathered}$ |  | $\begin{gathered} \text { PCON } \\ 00110000 \end{gathered}$ | 87 |

Notes:

1. The SFRs marked with a plus sign(+) are both byte- and bit-addressable.
2. The text of SFR with bold type characters are extension function registers.

## Port 4

Port 4, address D8H, is a 4-bit multipurpose programmable I/O port. Each bit can be configured individually by software. The Port 4 has four different operation modes.
Mode 0: P4.0-P4.3 is a bi-directional I/O port which is same as port 1. P 4.2 and P 4.3 also serve as external interrupt PSEN and INT2 if enabled.
Mode 1: P4.0-P4.3 are read strobe signals that are synchronized with $\overline{\mathrm{RD}}$ signal at specified addresses. These signals can be used as chip-select signals for external peripherals.
Mode 2: P4.0-P4.3 are write strobe signals that are synchronized with $\overline{\mathrm{WR}}$ signal at specified addresses. These signals can be used as chip-select signals for external peripherals.

Mode 3: P4.0-P4.3 are read/write strobe signals that are synchronized with $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ signal at specified addresses. These signals can be used as chip-select signals for external peripherals.

When Port 4 is configured with the feature of chip-select signals, the chip-select signal address range depends on the contents of the SFR P4xAH, P4xAL, P4CONA and P4CONB. The registers P4xAH and P4xAL contain the 16-bit base address of P4.x. The registers P4CONA and P4CONB contain the control bits to configure the Port 4 operation mode.

## $\overline{\text { INT2 }} / \overline{\text { INT3 }}$

Two additional external interrupts, $\overline{\mathrm{INT} 2}$ and $\overline{\mathrm{INT} 3}$, whose functions are similar to those of external interrupt 0 and 1 in the standard 80C52. The functions/status of these interrupts are determined/shown by the bits in the XICON (External Interrupt Control) register. The XICON register is bit-addressable but is not a standard register in the standard 80C52. Its address is at 0C0H. To set/clear bits in the XICON register, one can use the "SETB ( $\overline{\mathrm{CLR}}$ ) bit" instruction. For example, "SETB 0C2H" sets the EX2 bit of XICON.

XICON - external interrupt control (COH)

| PX3 | EX3 | IE3 | IT3 | PX2 | EX2 | IE2 | IT2 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

PX3: External interrupt 3 priority high if set
EX3: External interrupt 3 enable if set
IE3: If IT3 = 1, IE3 is set/cleared automatically by hardware when interrupt is detected/serviced
IT3: External interrupt 3 is falling-edge/low-level triggered when this bit is set/cleared by software
PX2: External interrupt 2 priority high if set
EX2: External interrupt 2 enable if set
IE2: If IT2 = 1, IE2 is set/cleared automatically by hardware when interrupt is detected/serviced
IT2: External interrupt 2 is falling-edge/low-level triggered when this bit is set/cleared by software
Eight-source interrupt information:

| INTERRUPT <br> SOURCE | VECTOR <br> ADDRESS | POLLING <br> SEQUENCE WITHIN <br> PRIORITY LEVEL | ENABLE <br> REQUIRED <br> SETTINGS | INTERRUPT TYPE <br> EDGE/LEVEL |
| :--- | :---: | :---: | :---: | :---: |
| External Interrupt 0 | 03 H | 0 (highest) | IE.0 | TCON.0 |
| Timer/Counter 0 | 0 BH | 1 | IE.1 | - |
| External Interrupt 1 | 13 H | 2 | IE.2 | TCON.2 |
| Timer/Counter 1 | 1 BH | 3 | IE.3 | - |
| Serial Port | 23 H | 4 | IE.4 | - |
| Timer/Counter 2 | 2 BH | 5 | IE.5 | - |
| External Interrupt 2 | 33 H | 6 | XICON.2 | XICON.0 |
| External Interrupt 3 | 3 BH | 7 (lowest) | XICON.6 | XICON.3 |

P4CONB (C3H)

| BIT | NAME | FUNCTION |
| :---: | :---: | :---: |
| 7, 6 | P43FUN1 <br> P43FUN0 | 00: Mode 0. P4.3 is a general purpose I/O port which is the same as Port1. <br> 01: Mode 1. P4.3 is a Read Strobe signal for chip select purpose. The address range depends on the SFR P43AH, P43AL, P43CMP1 and P43CMP0. <br> 10: Mode 2. P 4.3 is a Write Strobe signal for chip select purpose. The address range depends on the SFR P43AH, P43AL, P43CMP1 and P43CMP0. <br> 11: Mode 3. P4.3 is a Read/Write Strobe signal for chip select purpose. The address range depends on the SFR P43AH, P43AL, P43CMP1, and P43CMP0. |
| 5, 4 | $\begin{aligned} & \text { P43CMP1 } \\ & \text { P43CMP0 } \end{aligned}$ | Chip-select signals address comparison: <br> 00: Compare the full address ( 16 bits length) with the base address register P43AH, P43AL. <br> 01: Compare the 15 high bits (A15-A1) of address bus with the base address register P43AH, P43AL. <br> 10: Compare the 14 high bits (A15-A2) of address bus with the base address register P43AH, P43AL. <br> 11: Compare the 8 high bits (A15-A8) of address bus with the base address register P43AH, P43AL. |
| 3, 2 | P42FUN1 <br> P42FUNO | The P4.2 function control bits which are the similar definition as P43FUN1, P43FUNO. |
| 1, 0 | $\begin{aligned} & \text { P42CMP1 } \\ & \text { P42CMP0 } \end{aligned}$ | The P4.2 address comparator length control bits which are the similar definition as P43CMP1, P43CMP0. |

## P4CONA (C2H)

| BIT | NAME | FUNCTION |
| :---: | :---: | :--- |
| 7,6 | P41FUN1 <br> P41FUN0 | The P4.1 function control bits which are the similar definition as P43FUN1, <br> P43FUN0. |
| 5,4 | P41CMP1 <br> P41CMP0 | The P4.1 address comparator length control bits which are the similar definition <br> as P43CMP1, P43CMP0. |
| 3,2 | P40FUN1 <br> P40FUN0 | The P4.0 function control bits which are the similar definition as P43FUN1, <br> P43FUN0. |
| 1,0 | P40CMP1 <br> P40CMP0 | The P4.0 address comparator length control bits which are the similar definition <br> as P43CMP1, P43CMP0. |

P2ECON (AEH)

| BIT | NAME | FUNCTION |
| :---: | :---: | :--- |
| 7 | P43CSINV | The active polarity of P4.3 when pin P4.3 is defined as read and/or write strobe <br> signal. <br> $=1: ~ P 4.3 ~ i s ~ a c t i v e ~ h i g h ~ w h e n ~ p i n ~ P 4.3 ~ i s ~ d e f i n e d ~ a s ~ r e a d ~ a n d / o r ~ w r i t e ~ s t r o b e ~ s i g n a l . ~$ <br> $=0: ~ P 4.3 ~ i s ~ a c t i v e ~ l o w ~ w h e n ~ p i n ~ P 4.3 ~ i s ~ d e f i n e d ~ a s ~ r e a d ~ a n d / o r ~ w r i t e ~ s t r o b e ~ s i g n a l . ~$ |
| 6 | P42CSINV | The similarity definition as P43SINV. |
| 5 | P41CSINV | The similarity definition as P43SINV. |
| 4 | P40CSINV | The similarity definition as P43SINV. |
| 3 | - | Reserve |
| 2 | - | Reserve |
| 1 | - | 0 |
| 0 | - | 0 |

## Port 4 Base Address Registers

## P40AH, P40AL:

The Base address register for comparator of P4.0. P40AH contains the high-order byte of address, P40AL contains the low-order byte of address.

## P41AH, P41AL:

The Base address register for comparator of P4.1. P41AH contains the high-order byte of address, P41AL contains the low-order byte of address.

## P42AH, P42AL:

The Base address register for comparator of P4.2. P42AH contains the high-order byte of address, P42AL contains the low-order byte of address.

## P43AH, P43AL:

The Base address register for comparator of P4.3. P43AH contains the high-order byte of address, P43AL contains the low-order byte of address.

P4 (D8H)

| BIT | NAME |  |
| :---: | :---: | :--- |
| 7 | - | Reserve |
| 6 | - | Reserve |
| 5 | - | Reserve |
| 4 | - | Reserve |
| 3 | P43 | Port 4 Data bit which outputs to pin P4.3 at mode 0. |
| 2 | P42 | Port 4 Data bit. which outputs to pin P4.2 at mode 0. |
| 1 | P41 | Port 4 Data bit. which outputs to pin P4.1at mode 0. |
| 0 | P40 | Port 4 Data bit which outputs to pin P4.0 at mode 0. |

Here is an example to program the P 4.0 as a write strobe signal at the I/O port address $1234 \mathrm{H}-1237 \mathrm{H}$ and positive polarity, and P4.1-P4.3 are used as general I/O ports.

MOV P40AH,\#12H
MOV P40AL,\#34H
; Base I/O address 1234H for P4.0
MOV P4CONA,\#00001010B
; P4.0 a write strobe signal and address line A0 and A1 are masked.
MOV P4CONB,\#OOH
; P4.1-P4.3 as general I/O port which are the same as PORT1
MOV P2ECON,\#10H ; Write the P40SINV $=1$ to inverse the P 4.0 write strobe polarity ; default is negative.

Then any instruction MOVX @DPTR,A (with DPTR $=1234 \mathrm{H}-1237 \mathrm{H}$ ) will generate the positive polarity write strobe signal at pin P4.0. And the instruction MOV P4,\#XX will output the bit3 to bit1 of data \#XX to pin P4.3-P4.1.


## In-System Programming (ISP) Mode

The W78L058A equips one 32K byte of main ROM bank for application program (called APROM) and one 4K byte of auxiliary ROM bank for loader program (called LDROM). In the normal operation, the microcontroller executes the code in the APROM. If the content of APROM needs to be modified, the W78L058A allows user to activate the In-System Programming (ISP) mode by setting the CHPCON register. The CHPCON is read-only by default, software must write two specific values $\mathbf{8 7 H}$, then 59 H sequentially to the CHPENR register to enable the CHPCON write attribute. Writing CHPENR register with the values except 87 H and 59 H will close CHPCON register write

## W78LE58/W78L058A


attribute. The W78L058A achieves all in-system programming operations including enter/exit ISP Mode, program, erase, read ... etc, during device in the idle mode. Setting the bit CHPCON. 0 the device will enter in-system programming mode after a wake-up from idle mode. Because device needs proper time to complete the ISP operations before awaken from idle mode, software may use timer interrupt to control the duration for device wake-up from idle mode. To perform ISP operation for revising contents of APROM, software located at APROM setting the CHPCON register then enter idle mode, after awaken from idle mode the device executes the corresponding interrupt service routine in LDROM. Because the device will clear the program counter while switching from APROM to LDROM, the first execution of RETI instruction in interrupt service routine will jump to 00H at LDROM area. The device offers a software reset for switching back to APROM while the content of APROM has been updated completely. Setting CHPCON register bit 0,1 and 7 to logic-1 will result a software reset to reset the CPU. The software reset serves as a external reset. This in-system programming feature makes the job easy and efficient in which the application needs to update firmware frequently. In some applications, the in-system programming feature make it possible to easily update the system firmware without opening the chassis.

Note: The ISP Mode operates by supply voltage from 3.3 V to 5.5 V .
SFRAH, SFRAL: The objective address of on-chip ROM in the in-system programming mode. SFRAH contains the high-order byte of address, SFRAL contains the low-order byte of address.

SFRFD: The programming data for on-chip ROM in programming mode.
SFRCN: The control byte of on-chip ROM programming mode.

## SFRCN (C7)

| BIT | NAME | FUNCTION |
| :---: | :---: | :--- |
| 7 | - | Reserve. |
| 6 | WFWIN | On-chip ROM bank select for in-system programming. <br> $=0: 32 \mathrm{~K}$ bytes ROM bank is selected as destination for re-programming. <br> $=1: 4 \mathrm{~K}$ bytes ROM bank is selected as destination for re-programming. |
| 5 | OEN | ROM output enable. |
| 4 | CEN | ROM chip enable. |
| $3,2,1,0$ | CTRL[3:0] | The flash control signals |


| MODE | WFWIN | CTRL<3:0> | OEN | CEN | SFRAH, SFRAL | SFRFD |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Erase 32KB APROM | 0 | 0010 | 1 | 0 | $X$ | $X$ |
| Program 32KB APROM | 0 | 0001 | 1 | 0 | Address in | Data in |
| Read 32KB APROM | 0 | 0000 | 0 | 0 | Address in | Data out |
| Erase 4KB LDROM | 1 | 0010 | 1 | 0 | $X$ | $X$ |
| Program 4KB LDROM | 1 | 0001 | 1 | 0 | Address in | Data in |
| Read 4KB LDROM | 1 | 0000 | 0 | 0 | Address in | Data out |

In-System Programming Control Register (CHPCON) CHPCON (BFH)

| BIT | NAME | FUNCTION |
| :---: | :---: | :--- |
| 7 | SWRESET <br> (FOAKMODE) | When this bit is set to 1, and both FBOOTSL and FPROGEN are set to 1. It will <br> enforce microcontroller reset to initial condition just like power on reset. This <br> action will re-boot the microcontroller and start to normal operation. To read <br> this bit in logic-1 can determine that the FO4KBOOT mode is running. |
| 6 | - | Reserve. |
| 5 | - | Reserve. |
| 4 | ENAUXRAM | 1: Enable on-chip AUX-RAM. <br> 0: Disable the on-chip AUX-RAM |
| 3 | 0 | Must set to 0. |
| 2 | 0 | Must set to 0. |
| 1 | FBOOTSL | The Program Location Select. <br> 0: The Loader Program locates at the 32 KB APROM. 4KB LDROM is <br> destination for re-programming. <br> 1: The Loader Program locates at the 4 KB memory bank. 32KB APROM is <br> destination for re-programming. |
| 0 | FPROGEN | ROM Programming Enable. <br> 1: enable. The microcontroller enter the in-system programming mode after <br> entering the idle mode and wake-up from interrupt. During in-system <br> programming mode, the operation of erase, program and read are <br> achieve when device enters idle mode. |
| $=$0: disable. The on-chip flash memory is read-only. In-system <br> programmability is disabled. |  |  |

## F04KBOOT Mode (Boot From LDROM)

By default, the W78L058A boots from APROM program after a power on reset. On some occasions, user can force the W78L058A to boot from the LDROM program via following settings. The possible situation that you need to enter F04KBOOT mode when the APROM program can not run properly and device can not jump back to LDROM to execute in-system programming function. Then you can use this F04KBOOT mode to force the W78L058A jumps to LDROM and executes in-system programming procedure. When you design your system, you may reserve the pins P2.6, P2.7 to switches or jumpers. For example in a CD-ROM system, you can connect the P2.6 and P2.7 to PLAY and EJECT buttons on the panel. When the APROM program fails to execute the normal application program. User can press both two buttons at the same time and then turn on the power of the personal computer to force the W78L058A to enter the F04KBOOT mode. After power on of personal computer, you can release both buttons and finish the in-system programming procedure to update the APROM code. In application system design, user must take care of the P2, P3, ALE, EA and $\overline{\text { PSEN }}$ pin value at reset to prevent from accidentally activating the programming mode or FO4KBOOT mode.

# W78LE58/W78L058A 

| P 4.3 P 2.7 P 2.6 MODE <br> X L L FO <br> L X X FOKBOKBOOT |
| :--- |

The Reset Timing For Entering F04KBOOT Mode


## The Algorithm of In-System Programming




## 6. SECURITY

During the on-chip ROM programming mode, the ROM can be programmed and verified repeatedly. Until the code inside the ROM is confirmed OK, the code can be protected. The protection of ROM and those operations on it are described below.

The W78L058A has a Security Register that can be accessed in programming mode. Those bits of the Security Registers can not be changed once they have been programmed from high to low. They can only be reset through erase-all operation. The Security Register is located at the OFFFFH of the LDROM space.


Special Setting Register

## Lock bit

This bit is used to protect the customer's program code in the W78L058A. It may be set after the programmer finishes the programming and verifies sequence. Once this bit is set to logic 0 , both the ROM data and Security Register can not be accessed again.

## MOVC Inhibit

This bit is used to restrict the accessible region of the MOVC instruction. It can prevent the MOVC instruction in external program memory from reading the internal program code. When this bit is set to logic 0 , a MOVC instruction in external program memory space will be able to access code only in the external memory, not in the internal memory. A MOVC instruction in internal program memory space will always be able to access the ROM data in both internal and external memory. If this bit is logic 1 , there are no restrictions on the MOVC instruction.

## Encryption

This bit is used to enable/disable the encryption logic for code protection. Once encryption feature is enabled, the data presented on port 0 will be encoded via encryption logic. Only whole chip erase will reset this bit.

## Oscillator Control

W78L058A/E516 allow user to diminish the gain of on-chip oscillator amplifier by using programmer to set the bit B7 of security register. Once B7 is set to 0 , a half of gain will be decreased. Care must be taken if user attempts to diminish the gain of oscillator amplifier, reducing a half of gain may improperly affect the external crystal operation at high frequency above 20 MHz . The value of R and C1, C2 may need some adjustment while running at lower gain.

## 7. ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | MIN. | MAX. | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| DC Power Supply | VDD-VsS | -0.3 | +6.0 | V |
| Input Voltage | VIN | VSS -0.3 | VDD +0.3 | V |
| Operating Temperature | TA | 0 | 60 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | TST | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

W78LE58/W78L058A wiпbாпd

## 8. DC CHARACTERISTICS

Vss $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | SYM. | SPECIFICATION |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |  |
| Operating Voltage | VDD | 2.4 | 5.5 | V | Without ISP |
|  | VDD | 3.3 | 5.5 | V | With ISP |
| Operating Current | IDD | - | 20 | mA | No load VdD $=5.5 \mathrm{~V}$ |
|  |  | - | 3 | mA | No load Vdd $=2.4 \mathrm{~V}$ |
| Idle Current | IIDLE | - | 6 | mA | VDD $=5.5 \mathrm{~V}$, Fosc $=20 \mathrm{MHz}$ |
|  |  | - | 1.5 | mA | VDD $=2.4 \mathrm{~V}$, Fosc $=12 \mathrm{MHz}$ |
| Power Down Current | IPWDN | - | 50 | $\mu \mathrm{A}$ | VDD $=5.5 \mathrm{~V}$, Fosc $=20 \mathrm{MHz}$ |
|  |  | - | 20 | $\mu \mathrm{A}$ | VDD $=2.4 \mathrm{~V}$, Fosc $=12 \mathrm{MHz}$ |
| Input Current P1, P2, P3, P4 | lin1 | -50 | +10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VDD}=5.5 \mathrm{~V} \\ & \mathrm{VIN}=0 \mathrm{~V} \text { or } \mathrm{VDD} \end{aligned}$ |
| Input Current RST | IIN2 | -10 | +300 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VDD}=5.5 \mathrm{~V} \\ & 0<\mathrm{VIN}<\mathrm{VDD} \end{aligned}$ |
| Input Leakage Current PO, $\overline{E A}$ | ILK | -10 | +10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VDD}=5.5 \mathrm{~V} \\ & \mathrm{OV}<\mathrm{VIN}<\mathrm{VDD} \end{aligned}$ |
| Logic 1 to 0 Transition Current P1, P2, P3, P4 | ITL [*4] | -500 | - | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V} D \mathrm{D}=5.5 \mathrm{~V} \\ & \mathrm{VIN}=2.0 \mathrm{~V} \end{aligned}$ |
| Input Low Voltage$\mathrm{P} 0, \mathrm{P} 1, \mathrm{P} 2, \mathrm{P} 3, \mathrm{P} 4, \overline{\mathrm{EA}}$ | VIL1 | 0 | 0.8 | V | $\mathrm{VDD}=4.5 \mathrm{~V}$ |
|  |  | 0 | 0.5 | V | $\mathrm{VDD}=2.4 \mathrm{~V}$ |
| Input Low Voltage RST[*1] | VIL2 | 0 | 0.8 | V | $\mathrm{VDD}=4.5 \mathrm{~V}$ |
|  |  | 0 | 0.3 | V | $\mathrm{VDD}=2.4 \mathrm{~V}$ |
| Input Low Voltage XTAL1 [*3] | VIL3 | 0 | 0.8 | V | $\mathrm{VDD}=4.5 \mathrm{~V}$ |
|  |  | 0 | 0.4 | V | $\mathrm{VDD}=2.4 \mathrm{~V}$ |
| Input High Voltage$\mathrm{P} 0, \mathrm{P} 1, \mathrm{P} 2, \mathrm{P} 3, \mathrm{P} 4, \overline{\mathrm{EA}}$ | VIH1 | 2.4 | VDD +0.2 | V | $\mathrm{VDD}=5.5 \mathrm{~V}$ |
|  |  | 1.4 | VDD +0.2 | V | $\mathrm{VDD}=2.4 \mathrm{~V}$ |
| Input High Voltage RST[*1] | VIH2 | 3.5 | VDD +0.2 | V | $\mathrm{VDD}=5.5 \mathrm{~V}$ |
|  |  | 1.7 | VDD +0.2 | V | $\mathrm{VDD}=2.4 \mathrm{~V}$ |
| Input High Voltage XTAL1 [*3] | VIH3 | 3.5 | VDD +0.2 | V | $\mathrm{VDD}=5.5 \mathrm{~V}$ |
|  |  | 2.4 | VDD +0.2 | V | $\mathrm{VDD}=2.4 \mathrm{~V}$ |

W78LE58/W78L058A


DC CHARACtERISTICS, continued

| PARAMETER | SYM. | SPECIFICATION |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |  |
| Output Low Voltage P1, P2, P3, P4 | Vol1 | - | 0.45 | V | $\mathrm{VDD}=4.5 \mathrm{~V}, \mathrm{IOL}=+2 \mathrm{~mA}$ |
|  |  | - | 0.25 | V | $\mathrm{VDD}=2.4 \mathrm{~V}, \mathrm{IOL}=+1 \mathrm{~mA}$ |
| Output Low Voltage <br> P0, ALE, $\overline{\text { PSEN }}$ [*2] | Vol2 | - | 0.45 | V | $\mathrm{VDD}=4.5 \mathrm{~V}, \mathrm{IOL}=+4 \mathrm{~mA}$ |
|  |  | - | 0.25 | V | $\mathrm{VDD}=2.4 \mathrm{~V}, \mathrm{IOL}=+2 \mathrm{~mA}$ |
| Sink Current P1, P2, P3, P4 | ISK1 | 4 | 12 | mA | $\mathrm{V} D \mathrm{D}=4.5 \mathrm{~V}, \mathrm{Vin}=0.45 \mathrm{~V}$ |
|  |  | 1.8 | 5.4 | mA | $\mathrm{V} D \mathrm{~L}=2.4 \mathrm{~V}, \mathrm{Vin}=0.45 \mathrm{~V}$ |
| Sink Current PO, ALE, $\overline{\text { PSEN }}$ | ISK2 | 8 | 16 | mA | $\mathrm{V} D \mathrm{D}=4.5 \mathrm{~V}, \mathrm{Vin}=0.45 \mathrm{~V}$ |
|  |  | 4.5 | 9 | mA | $\mathrm{VDD}=2.4 \mathrm{~V}$, Vin $=0.4 \mathrm{~V}$ |
| Output High Voltage P1, P2, P3, P4 | VoH1 | 2.4 | - | V | $\mathrm{VDD}=4.5 \mathrm{~V}, \mathrm{IOH}=-100 \mu \mathrm{~A}$ |
|  |  | 1.4 | - | V | $\mathrm{VDD}=2.4 \mathrm{~V}, \mathrm{IOH}=-8 \mu \mathrm{~A}$ |
| Output High Voltage PO, ALE, PSEN [*2] | VOH2 | 2.4 | - | V | $\mathrm{VDD}=4.5 \mathrm{~V}, \mathrm{IOH}=-400 \mu \mathrm{~A}$ |
|  |  | 1.4 | - | V | $\mathrm{VDD}=2.4 \mathrm{~V}, \mathrm{IOH}=-200 \mu \mathrm{~A}$ |
| Source Current P1, P2, P3, P4 | ISR1 | -100 | -250 | $\mu \mathrm{A}$ | $\mathrm{VDD}=4.5 \mathrm{~V}, \mathrm{Vin}=2.4 \mathrm{~V}$ |
|  |  | -20 | -50 | $\mu \mathrm{A}$ | $\mathrm{VDD}=2.4 \mathrm{~V}$, Vin $=1.4 \mathrm{~V}$ |
| Source Current <br> PO, ALE, PSEN | ISR2 | -8 | -14 | mA | $\mathrm{VDD}=4.5 \mathrm{~V}, \mathrm{Vin}=2.4 \mathrm{~V}$ |
|  |  | -1.9 | -3.8 | mA | $\mathrm{VDD}=2.4 \mathrm{~V}, \mathrm{Vin}=1.4 \mathrm{~V}$ |

## Notes:

*1. RST pin is a Schmitt trigger input.
*2. PO, ALE and $\overline{\text { PSEN }}$ are tested in the external access mode.
*3. XTAL1 is a CMOS input.
*4. Pins of P1, P2, P3, P4 can source a transition current when they are being externally driven from 1 to 0 .

## 9. AC CHARACTERISTICS

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a $\pm 20 \mathrm{nS}$ variation. The numbers below represent the performance expected from a 0.6 micron CMOS process when using 2 and 4 mA output buffers.

Clock Input Waveform


| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Speed | FOP | 0 | - | 20 | MHz | 1 |
| Clock Period | TCP | 50 | - | - | nS | 2 |
| Clock High | TCH | 25 | - | - | nS | 3 |
| Clock Low | TCL | 25 | - | - | nS | 3 |

## Notes:

1. The clock may be stopped indefinitely in either state.
2. The TCP specification is used as a reference in other specifications.
3. There are no duty cycle requirements on the XTAL1 input.

Program Fetch Cycle

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Address Valid to ALE Low | TAAS | 1 TCP- $\Delta$ | - | - | $n S$ | 4 |
| Address Hold from ALE Low | TAAH | 1 TCP- $\Delta$ | - | - | nS | 1,4 |
| ALE Low to $\overline{\text { PSEN Low }}$ | TAPL | 1 TCP- $\Delta$ | - | - | nS | 4 |
| $\overline{\text { PSEN Low to Data Valid }}$ | TPDA | - | - | 2 TCP | nS | 2 |
| Data Hold after $\overline{\text { PSEN High }}$ | TPDH | 0 | - | 1 TCP | nS | 3 |
| Data Float after $\overline{\text { PSEN High }}$ | TPDZ | 0 | - | 1 TCP | nS |  |
| ALE Pulse Width | TALw | 2 TCP- $\Delta$ | 2 TCP | - | nS | 4 |
| $\overline{\text { PSEN Pulse Width }}$ | TPSW | 3 TCP- $\Delta$ | 3 TCP | - | nS | 4 |

## Notes:

1. P0.0-P0.7, P2.0-P2.7 remain stable throughout entire memory cycle.
2. Memory access time is 3 TcP.
3. Data have been latched internally prior to $\overline{\text { PSEN }}$ going high.
4. " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS .

Data Read Cycle

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| ALE Low to $\overline{\mathrm{RD}}$ Low | TDAR | 3 TCP- $\Delta$ | - | 3 TCP $+\Delta$ | nS | 1,2 |
| $\overline{\mathrm{RD}}$ Low to Data Valid | TDDA | - | - | 4 TCP | nS | 1 |
| Data Hold from $\overline{\mathrm{RD}}$ High | TDDH | 0 | - | 2 TCP | nS |  |
| Data Float from $\overline{\mathrm{RD}}$ High | TDDZ | 0 | - | 2 TCP | nS |  |
| $\overline{\mathrm{RD} ~ P u l s e ~ W i d t h ~}$ | TDRD | 6 TCP- $\Delta$ | 6 TCP | - | nS | 2 |

Notes:

1. Data memory access time is 8 Tcp.
2. " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS .

Data Write Cycle

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| ALE Low to $\overline{W R}$ Low | TDAW | 3 TCP- $\Delta$ | - | 3 TCP $+\Delta$ | nS |
| Data Valid to $\overline{W R}$ Low | TDAD | 1 TCP- $\Delta$ | - | - | nS |
| Data Hold from $\overline{W R}$ High | TDWD | 1 TCP- $\Delta$ | - | - | nS |
| $\overline{W R}$ Pulse Width | TDWR | 6 TCP- $\Delta$ | 6 TCP | - | nS |

Note: " $\Delta$ " (due to buffer driving delay and wire loading) is 20 nS .

Port Access Cycle

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Port Input Setup to ALE Low | TPDS | 1 TCP | - | - | nS |
| Port Input Hold from ALE Low | TPDH | 0 | - | - | nS |
| Port Output to ALE | TPDA | 1 TCP | - | - | nS |

Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.

## 10. TIMING WAVEFORMS

Program Fetch Cycle


Data Read Cycle


Timing Waveforms, continued
Data Write Cycle


Port Access Cycle


## 11. TYPICAL APPLICATION CIRCUIT

Expanded External Program Memory and Crystal


Figure A

| CRYSTAL | C1 | C2 | R |
| :---: | :---: | :---: | :---: |
| 6 MHz | 47 P | 47 P | - |
| 16 MHz | 30 P | 30 P | - |
| 20 MHz | 15 P | 10 P | - |

Above table shows the reference values for crystal applications.

## Notes:

1. $\mathrm{C} 1, \mathrm{C} 2, \mathrm{R}$ components refer to Figure A
2. Crystal layout must get close to XTAL1 and XTAL2 pins on user's application board.

# W78LE58/W78L058A <br> winhond 

Typical Application Circuit, continued
11.1 Expanded External Data Memory and Oscillator


Figure $B$
12. PACKAGE DIMENSIONS

40-pin DIP


| Symbol | Dimension in inch |  |  |  | Dimension in mm |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. | Min. | Nom. | Max. |  |
| A | - | - | 0.210 | - | - | 5.334 |  |
| $\mathrm{~A}_{1}$ | 0.010 | - | - | 0.254 | - | - |  |
| $\mathrm{A}_{2}$ | 0.150 | 0.155 | 0.160 | 3.81 | 3.937 | 4.064 |  |
| B | 0.016 | 0.018 | 0.022 | 0.406 | 0.457 | 0.559 |  |
| $\mathrm{~B}_{1}$ | 0.048 | 0.050 | 0.054 | 1.219 | 1.27 | 1.372 |  |
| C | 0.008 | 0.010 | 0.014 | 0.203 | 0.254 | 0.356 |  |
| D | - | 2.055 | 2.070 | - | 52.20 | 52.58 |  |
| E | 0.590 | 0.600 | 0.610 | 14.986 | 15.24 | 15.494 |  |
| $\mathrm{E}_{1}$ | 0.540 | 0.545 | 0.550 | 13.72 | 13.84 | 13.97 |  |
| $\mathrm{e}_{1}$ | 0.090 | 0.100 | 0.110 | 2.286 | 2.54 | 2.794 |  |
| L | 0.120 | 0.130 | 0.140 | 3.048 | 3.302 | 3.556 |  |
| a | 0 | - | 15 | 0 | - | 15 |  |
| $\mathrm{e}_{\mathrm{A}}$ | 0.630 | 0.650 | 0.670 | 16.00 | 16.51 | 17.01 |  |
| S | - | - | 0.090 | - | - | 2.286 |  |

Notes:

1. Dimension D Max. \& S include mold flash or
tie bar burs tie bar burrs.
2. Dimension E1 does not include interlead flash.
3. Dimension D \& E1 include mold mismatch and
are determined at the mold parting line.
4. Dimension B 1 does not include dambar
5. Dimension B1 does
protrusion/intrusion.
6. Controlling dimension: Inches.
7. General appearance spec. should be based on
final visual inspection spec

W78LE58/W78L058A

Package Dimensions, continued
44-pin PLCC


44-pin PQFP



## Application Note: In-system Programming Software Examples

This application note illustrates the in-system programmability of the Winbond W78L058A ROM microcontroller. In this example, microcontroller will boot from 32KB APROM bank and waiting for a key to enter in-system programming mode for re-programming the contents of 32KB APROM. While entering in-system programming mode, microcontroller executes the loader program in 4KB LDROM bank. The loader program erases the 32 KB APROM then reads the new code data from external SRAM buffer (or through other interfaces) to update the 32KB APROM.

## EXAMPLE 1:

```
.*************************************************************************************************************************************
;* Example of 32K APROM program: Program will scan the P1.0. if P1.0 = 0, enters in-system
;* programming mode for updating the content of APROM code else executes the current ROM code.
;* XTAL = 16 MHz
.*************************************************************************************************************************************
    .chip }805
    .RAMCHK OFF
    .symbols
\begin{tabular}{lll} 
CHPCON & EQU & BFH \\
CHPENR & EQU & F6H \\
SFRAL & EQU & C4H \\
SFRAH & EQU & C5H \\
SFRFD & EQU & C6H \\
SFRCN & EQU & C7H
\end{tabular}
    ORG OH
    LJMP 100H
    ; JUMP TO MAIN PROGRAM
    *)
    ;* TIMERO SERVICE VECTOR ORG = 000BH
    ;***************************************************************************
        ORG 00BH
        CLR TRO ;TRO = 0, STOP TIMERO
        MOV TLO,R6
        MOV TH0,R7
        RETI
    ;* 32K APROM MAIN PROGRAM
    ;**************************************************************************
    ORG 100H
MAIN_32K:
    MOV A,P1 ; SCAN P1.0
    ANL A,#01H
    CJNE A,#01H,PROGRAM_32K ; IF P1.0 = 0, ENTER IN-SYSTEM PROGRAMMING MODE
    JMP NORMAL_MODE
PROGRAM_32K:
    MOV CHPENR,#87H
    MOV CHPENR,#59H ; CHPENR = 59H, CHPCON REGISTER WRITE ENABLE
    ; CHPENR = 87H, CHPCON REGISTER WRTE ENABLE
    MOV CHPCON,#03H ; CHPCON = 03H, ENTER IN-SYSTEM PROGRAMMING MODE
    MOV TCON,#OOH ; TR = O TIMERO STOP
    MOV IP,#OOH
    ; IP = 00H
    ; TIMERO INTERRUPT ENABLE FOR WAKE-UP FROM IDLE MODE
```

| MOV R6,\#FOH | $; T L O=F O H$ |
| :--- | :--- |
| MOV R7,\#FFH | $; T H 0=F F H$ |
| MOV TLO,R6 | $; T M O D=01 H$, SET TIMERO A 16-BIT TIMER |
| MOV THO,R7 | $;$ TCON $=10 H$, TRO $=1, G O$ |
| MOV TMOD,\#01H | $; E N T E R ~ I D L E ~ M O D E ~ F O R ~ L A U N C H I N G ~ T H E ~ I N-S Y S T E M ~$ |

;* Normal mode 32KB APROM program: depending user's application
;********************************************************************************
NORMAL_MODE:
; User's application program

## EXAMPLE 2:


Example of 4 KB LDROM program: This loader program will erase the 32 KB APROM first, then reads the new ;* code from external SRAM and program them into 32 KB APROM bank. XTAL $=16 \mathrm{MHz}$

```
*)
.chip }805
RAMCHK OFF
.symbols
\begin{tabular}{lll} 
CHPCON & EQU & BFH \\
CHPENR & EQU & F6H \\
SFRAL & EQU & C4H \\
SFRAH & EQU & C5H \\
SFRFD & EQU & C6H \\
SFRCN & EQU & C7H
\end{tabular}
        ORG 000H
        LJMP 100H ; JUMP TO MAIN PROGRAM
    ;* 1. TIMERO SERVICE VECTOR ORG = 0BH
    .************************************************************************
        ORG 000BH
        CLR TRO ; TRO = 0, STOP TIMERO
        MOV TLO,R6
        MOV TH0,R7
        RETI
    ;* 4KB LDROM MAIN PROGRAM
;*************************************************************************
    ORG 100H
```

| MAIN_4K: |  |
| :---: | :---: |
| MOV SP,\#COH |  |
| MOV CHPENR,\#87H | ; CHPENR $=87 \mathrm{H}, \mathrm{CHPCON}$ WRITE ENABLE. |
| MOV CHPENR,\#59H | ; CHPENR $=59 \mathrm{H}, \mathrm{CHPCON}$ WRITE ENABLE. |
| MOV A,CHPCON |  |
| ANL A,\#80H |  |
| CJNE A,\#80H,UPDATE_32K ; CHECK F04KBOOT MODE? |  |
| MOV CHPCON,\#03H | ; CHPCON $=03 \mathrm{H}$, ENABLE IN-SYSTEM PROGRAMMING. |
| MOV CHPENR,\#00H | ; DISABLE CHPCON WRITE ATTRIBUTE |
| MOV TCON,\#00H | ; TCON $=00 \mathrm{H}, \mathrm{TR}=0$ TIMERO STOP |
| MOV TMOD,\#01H | ; TMOD $=01 \mathrm{H}$, SET TIMER0 A 16BIT TIMER |
| MOV IP,\#00H | ; IP = 00H |
| MOV IE,\#82H | ; IE = 82H, TIMER0 INTERRUPT ENABLED |
| MOV R6,\#FOH |  |
| MOV R7,\#FFH |  |
| MOV TLO,R6 |  |
| MOV TH0,R7 |  |
| MOV TCON,\#10H | ; TCON = 10H, TRO = 1, GO |
| MOV PCON,\#01H | ; ENTER IDLE MODE |
| UPDATE_32K: |  |
| MOV CHPENR,\#00H | ; DISABLE CHPCON WRITE-ATTRIBUTE |
| MOV TCON,\#00H | ; TCON $=00 \mathrm{H}, \mathrm{TR}=0$ TIMO STOP |
| MOV IP,\#OOH | ; IP = 00H |
| MOV IE,\#82H | ; IE = 82H, TIMERO INTERRUPT ENABLED |
| MOV TMOD,\#01H | ; TMOD = 01H, MODE1 |
| MOV R6,\#EOH | SET WAKE-UP TIME FOR ERASE OPERATION, ABOUT 15 mS . DEPENDING ; ON USER'S SYSTEM CLOCK RATE. |
| MOV R7,\#B1H |  |
| MOV TLO,R6 |  |
| MOV TH0,R7 |  |
| ERASE_P_4K: |  |
| MOV SFRCN,\#22H | ; SFRCN(C7H) $=22 \mathrm{H}$ ERASE 32 K |
| MOV TCON,\#10H | ; TCON = 10H, TRO = 1,GO |
| MOV PCON,\#01H | ; ENTER IDLE MODE (FOR ERASE OPERATION) |
| ;********************************************************************* |  |
| ;* BLANK CHECK |  |
| MOV SFRCN,\#OH | ; READ 32KB APROM MODE |
| MOV SFRAH,\#OH | ; START ADDRESS $=0 \mathrm{H}$ |
| MOV SFRAL,\#OH |  |
| MOV R6,\#FEH | SET TIMER FOR READ OPERATION, ABOUT $1.5 \mu \mathrm{~S}$. |
| MOV R7,\#FFH |  |
| MOV TL0,R6 |  |
| MOV TH0,R7 |  |
| BLANK_CHECK_LOOP: |  |
| SETB TRO | ; ENABLE TIMER 0 |
| MOV PCON,\#01H | ; ENTER IDLE MODE |
| MOV A,SFRFD | ; READ ONE BYTE |
| CJNE A,\#FFH,BLANK | _CHECK_ERROR |


; * VERIFY 32KB APROM BANK
-********************************************************************************************

MOV R4,\#03H ; ERROR COUNTER
MOV R6,\#FEH ; SET TIMER FOR READ VERIFY, ABOUT $1.5 \mu \mathrm{~S}$.
MOV R7,\#FFH
MOV TLO,R6
MOV TH0,R7
MOV DPTR,\#OH ; The start address of sample code
MOV R2,\#OH ; Target low byte address
MOV R1,\#OH ; Target high byte address
MOV SFRAH,R1 ; SFRAH, Target high address
MOV SFRCN,\#OOH ; SFRCN = 00 (Read ROM CODE)
13. REVISION HISTORY

| VERSION | DATE | PAGE | REASONS FOR CHANGE |
| :---: | :---: | :---: | :--- |
| A2 | November 2000 |  | - |
| A3 | April 19, 2005 | 32 | Add Important Notice |
| A4 | November 14, 2005 | 2 | Add Lead-free(RoHS) parts |
| A5 | October 2, 2006 |  | Remove block diagram <br> Change operating frequency into 20MHz |
| A6 | December 4,2006 | 2 | Remove all Leaded package parts |

## Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

