

Data Sheet August 29, 2006 FN8172.4

# Dual Digitally-Controlled (XDCP™) Potentiometers

#### **FEATURES**

- Dual-Two Separate Potentiometers
- 256 Resistor Taps/Pot-0.4% Resolution
- 2-Wire Serial Interface for Write, Read, and Transfer Operations of the Potentiometer
- Wiper Resistance, 100Ω typical @ V+ = 5V,
   V- = -5V
- 16 Nonvolatile Data Registers for Each Potentiometer
- Nonvolatile Storage of Multiple Wiper Positions
- Power-on Recall. Loads Saved Wiper Position on Power-up.
- Standby Current <5µA Max</li>
- V<sub>CC</sub>: ±2.7V to ±5.5V Operation
- $50k\Omega$ ,  $100k\Omega$  Versions of End to End Pot Resistance
- Endurance: 100,000 Data Changes per Bit per Register
- 100 yr. Data Retention
- 24 Ld SOIC
- Low Power CMOS
- Power Supply V<sub>CC</sub> = ±2.7V to ±5.5V
   V+ = 2.7V to 5.5V
   V- = -2.7V to -5.5V
- Pb-Free Plus Anneal Available (RoHS Compliant)


#### DESCRIPTION

The X9268 integrates 2 digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.

The digital controlled potentiometer is implemented using 255 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the 2-Wire bus interface. Each potentiometer has associated with it a volatile Wiper Counter Register (WCR) and a four nonvolatile Data Registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Powerup recalls the contents of the default Data Register (DR0) to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

#### **FUNCTIONAL DIAGRAM**



 $50 k\Omega$  or  $100 k\Omega$  versions


### **Ordering Information**

PART NUMBER	PART MARKING	V <sub>CC</sub> LIMITS (V)	POTENTIOMETER ORGANIZATION ( $k\Omega$ )	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
X9268TS24	X9268TS	5 ±10%	100	0 to +70	24 Ld SOIC (300mil)	M24.3
X9268TS24Z (Note)	X9268TS Z			0 to +70	24 Ld SOIC (300mil) (Pb-free)	M24.3
X9268TS24I	X9268TS I			-40 to +85	24 Ld SOIC (300mil)	M24.3
X9268TS24IZ (Note)	X9268TS ZI			-40 to +85	24 Ld SOIC (300mil) (Pb-free)	M24.3
X9268US24	X9268US		50	0 to +70	24 Ld SOIC (300mil)	M24.3
X9268US24Z (Note)	X9268US Z			0 to +70	24 Ld SOIC (300mil) (Pb-free)	M24.3
X9268US24I	X9268US I			-40 to +85	24 Ld SOIC (300mil)	M24.3
X9268US24IZ (Note)	X9268US ZI			-40 to +85	24 Ld SOIC (300mil) (Pb-free)	M24.3
X9268TS24I-2.7	X9268TS G	2.7 to 5.5	100	-40 to +85	24 Ld SOIC (300mil)	M24.3
X9268TS24IZ-2.7 (Note)	X9268TS ZG			-40 to +85	24 Ld SOIC (300mil) (Pb-Free)	M24.3

<sup>\*</sup>Add "T1" suffix for tape and reel.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

#### **DETAILED FUNCTIONAL DIAGRAM**



#### **CIRCUIT LEVEL APPLICATIONS**


- · Vary the gain of a voltage amplifier
- Provide programmable dc reference voltages for comparators and detectors
- · Control the volume in audio circuits
- Trim out the offset voltage error in a voltage amplifier circuit
- Set the output voltage of a voltage regulator
- Trim the resistance in Wheatstone bridge circuits
- Control the gain, characteristic frequency and Q-factor in filter circuits
- Set the scale factor and zero point in sensor signal conditioning circuits
- Vary the frequency and duty cycle of timer ICs
- Vary the dc biasing of a pin diode attenuator in RF circuits
- Provide a control variable (I, V, or R) in feedback circuits

### SYSTEM LEVEL APPLICATIONS

- Adjust the contrast in LCD displays
- Control the power level of LED transmitters in communication systems
- Set and regulate the DC biasing point in an RF power amplifier in wireless systems
- Control the gain in audio and home entertainment systems
- Provide the variable DC bias for tuners in RF wireless systems
- Set the operating points in temperature control systems
- Control the operating point for sensors in industrial systems
- Trim offset and gain errors in artificial intelligent systems

FN8172.4
August 29, 2006

### **PIN CONFIGURATION**



### **PIN ASSIGNMENTS**

Pin (SOIC)	Symbol	Function
1	NC	No Connect
2	A0	Device Address for 2-Wire bus.
3	NC	No Connect
4	NC	No Connect
5	NC	No Connect
6	V+	Analog Suppy Pin (Positive)
7	V <sub>CC</sub>	System Supply Voltage
8	R <sub>L0</sub>	Low Terminal for Potentiometer 0.
9	R <sub>H0</sub>	High Terminal for Potentiometer 0.
10	R <sub>W0</sub>	Wiper Terminal for Potentiometer 0.
11	A2	Device Address for 2-Wire bus.
12	WP	Hardware Write Protect
13	SDA	Serial Data Input/Output for 2-Wire bus.
14	A1	Device Address for 2-Wire bus.
15	R <sub>L1</sub>	Low Terminal for Potentiometer 1.
16	R <sub>H1</sub>	High Terminal for Potentiometer 1.
17	R <sub>W1</sub>	Wiper Terminal for Potentiometer 1.
18	V <sub>SS</sub>	System Ground
19	V-	Analog Supply Pin (Negative)
20	NC	No Connect
21	NC	No Connect
22	NC	No Connect
23	SCL	Serial Clock for 2-Wire bus.
24	A3	Device Address for 2-Wire bus.

#### PIN DESCRIPTIONS

#### **Bus Interface Pins**

### SERIAL DATA INPUT/OUTPUT (SDA)

The SDA is a bidirectional serial data input/output pin for a 2-Wire slave device and is used to transfer data into and out of the device. It receives device address, opcode, wiper register address and data sent from an 2-Wire master at the rising edge of the serial clock SCL, and it shifts out data after each falling edge of the serial clock SCL.

It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs. An open drain output requires the use of a pull-up resistor. For selecting typical values, refer to the guidelines for calculating typical values on the bus pull-up resistors graph.

### **SERIAL CLOCK (SCL)**

This input is used by 2-Wire master to supply 2-Wire serial clock to the X9268.

### **DEVICE ADDRESS (A3 - A0)**

The address inputs are used to set the least significant 3 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the Address input in order to initiate communication with the X9268. A maximum of 8 devices may occupy the 2-Wire serial bus.

### **Potentiometer Pins**

### R<sub>H</sub>, R<sub>L</sub>

The  $R_H$  and  $R_L$  pins are equivalent to the terminal connections on a mechanical potentiometer. Since there are 2 potentiometers, there are 2 sets of  $R_H$  and  $R_L$  such that  $R_{H0}$  and  $R_{L0}$  are the terminals of POT 0 and so on.

#### Rw

The wiper pin are equivalent to the wiper terminal of a mechanical potentiometer. Since there are 4 potentiometers, there are 2 sets of  $R_W$  such that  $R_{W0}$  is the terminal of POT 0 and so on.

#### **Bias Supply Pins**

# SYSTEM SUPPLY VOLTAGE (V<sub>CC</sub>) AND SUPPLY GROUND (V<sub>SS</sub>)

The  $V_{CC}$  pin is the system supply voltage. The  $V_{SS}$  pin is the system ground.

### Analog Supply Voltages (V+ and V-)

These supplies are the analog voltage supplies for the potentiometer. The V+ supply is tied to the wiper switches while the V- supply is used to bias the switches and the internal P+ substrate of the integrated circuit. Both of these supplies set the voltage limits of the potentiometer.

#### Other Pins

#### **NO CONNECT**

No connect pins should be left open. This pins are used for Intersil manufacturing and testing purposes.

### HARDWARE WRITE PROTECT INPUT (WP)

The  $\overline{\text{WP}}$  pin when LOW prevents nonvolatile writes to the Data Registers.

intersil FN8172.4 August 29, 2006

#### PRINCIPLES OF OPERATION

The X9268 is a integrated microcircuit incorporating four resistor arrays and their associated registers and counters and the serial interface logic providing direct communication between the host and the digitally controlled potentiometers. This section provides detail description of the following:

- Resistor Array Description
- Serial Interface Description
- Instruction and Register Description.

### **Array Description**

The X9268 is comprised of a resistor array (See Figure 1). Each array contains 255 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL inputs).

Figure 1. Detailed Potentiometer Block Diagram


At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper (R<sub>W</sub>) output. Within each individual array only one switch may be turned on at a time.

These switches are controlled by a Wiper Counter Register (WCR). The 8-bits of the WCR (WCR[7:0]) are decoded to select, and enable, one of 256 switches (See Table 1).

The WCR may be written directly. These Data Registers can the WCR can be read and written by the host system.

### Power-up and Down Requirements.

At all times, the voltages on the potentiometer pins must be less than V+ and more than V-. During powerup and power-down, V<sub>CC</sub>, V+, and V- must reach their final values within 1msecs of each other. The V<sub>CC</sub> ramp rate spec is always in effect.



intersil FN8172.4 August 29, 2006

#### SERIAL INTERFACE DESCRIPTION

#### **Serial Interface**

The X9268 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X9268 will be considered a slave device in all applications.

#### **Clock and Data Conventions**

Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. See Figure 2.

#### **Start Condition**

All commands to the X9268 are preceded by the start condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The X9268 continuously monitors

the SDA and SCL lines for the start condition and will not respond to any command until this condition is met. See Figure 2.

#### **Stop Condition**


All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA while SCL is HIGH. See Figure 2.

#### Acknowledge

Acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the successful receipt of data. The transmitting device, either the master or the slave, will release the SDA bus after transmitting eight bits. The master generates a ninth clock cycle and during this period the receiver pulls the SDA line LOW to acknowledge that it successfully received the eight bits of data.

The X9268 will respond with an acknowledge after recognition of a start condition and its slave address and once again after successful receipt of the command byte. If the command is followed by a data byte the X9268 will respond with a final acknowledge. See Figure 2.

Figure 2. Acknowledge Response from Receiver




intersil FN8172.4 August 29, 2006

#### **Acknowledge Polling**

The disabling of the inputs, during the internal nonvolatile write operation, can be used to take advantage of the typical 5ms nonvolatile write cycle time. Once the stop condition is issued to indicate the end of the nonvolatile write command the X9268 initiates the internal write cycle. ACK polling, Flow 1, can be initiated immediately. This involves issuing the start condition followed by the device slave address. If the X9268 is still busy with the write operation no ACK will be returned. If the X9268 has completed the write operation an ACK will be returned and the master can then proceed with the next operation.

FLOW 1: ACK Polling Sequence



#### INSTRUCTION AND REGISTER DESCRIPTION

#### Instructions

#### **DEVICE ADDRESSING: IDENTIFICATION BYTE (ID AND A)**

The first byte sent to the X9268 from the host is called the Identification Byte. The most significant four bits of the slave address are a device type identifier. The ID[3:0] bits is the device id for the X9268; this is fixed as 0101[B] (refer to Table 1).

The A[3:0] bits in the ID byte is the internal slave address. The physical device address is defined by the state of the A3 - A0 input pins. The slave address is externally specified by the user. The X9268 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9268 to successfully continue the command sequence. Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A3 - A0 inputs can be actively driven by CMOS input signals or tied to  $V_{\rm CC}$  or  $V_{\rm SS}$ .


### **INSTRUCTION BYTE (I)**

The next byte sent to the X9268 contains the instruction and register pointer information. The three most significant bits are used provide the instruction opcode I [3:0]. The RB and RA bits point to one of the four Data Registers of each associated XDCP. The least significant bit points to one of two Wiper Counter Registers or Pots. The format is shown in Table 2.


#### **Register Selection**

Register Selected	RB	RA
DR0	0	0
DR1	0	1
DR2	1	0
DR3	1	1

**Table 1. Identification Byte Format** 



**Table 2. Instruction Byte Format** 



**Table 3. Instruction Set** 

			In	struc	tion	Set			
Instruction	13	12	l1	10	RB	RA	0	P0	Operation
Read Wiper Counter Register	1	0	0	1	0	0	0	1/0	Read the contents of the Wiper Counter Register pointed to by P0
Write Wiper Counter Register	1	0	1	0	0	0	0	1/0	Write new value to the Wiper Counter Register pointed to by P0
Read Data Register	1	0	1	1	1/0	1/0	0	1/0	Read the contents of the Data Register pointed to by P0 and RB - RA
Write Data Register	1	1	0	0	1/0	1/0	0	1/0	Write new value to the Data Register pointed to by P0 and RB - RA
XFR Data Register to Wiper Counter Register	1	1	0	1	1/0	1/0	0	1/0	Transfer the contents of the Data Register pointed to by P0 and RB - RA to its associated Wiper Counter Register
XFR Wiper Counter Register to Data Register	1	1	1	0	1/0	1/0	0	1/0	Transfer the contents of the Wiper Counter Register pointed to by P0 to the Data Register pointed to by RB - RA
Global XFR Data Registers to Wiper Counter Registers	0	0	0	1	1/0	1/0	0	0	Transfer the contents of the Data Registers pointed to by RB - RA of all four pots to their respective Wiper Counter Registers
Global XFR Wiper Counter Registers to Data Register	1	0	0	0	1/0	1/0	0	0	Transfer the contents of both Wiper Counter Registers to their respective data Registers pointed to by RB - RA of all four pots
Increment/Decrement Wiper Counter Register	0	0	1	0	0	0	0	1/0	Enable Increment/decrement of the Control Latch pointed to by P0

Note: 1/0 = data is one or zero

#### **DEVICE DESCRIPTION**

#### **Wiper Counter Register (WCR)**

The X9268 contains two Wiper Counter Registers, one for each DCP potentiometer. The Wiper Counter Register can be envisioned as a 8-bit parallel and serial load counter with its outputs decoded to select one of 256 switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the Write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers via the XFR Data Register instruction (parallel load); it can be modified one step at a time by the Increment/Decrement instruction (See Instruction section for more details). Finally, it is loaded with the contents of its Data Register zero (DR0) upon power-up.

The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9268 is powered-down. Although the register is automatically loaded

with the value in DR0 upon power-up, this may be different from the value present at power-down. Power-up guidelines are recommended to ensure proper loadings of the DR0 value into the WCR (See Design Considerations Section).

#### Data Registers (DR)

Each potentiometer has four 8-bit nonvolatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the associated Wiper Counter Register. All operations changing data in one of the data registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.

Bit [7:0] are used to store one of the 256 wiper positions (0 $\sim$ 255).

Table 4. Wiper counter Register, WCR (8-bit), WCR[7:0]: Used to store the current wiper position (Volatile, V).

WCR7	WCR6	WCR5	WCR4	WCR3	WCR2	WCR1	WCR0
V	V	V	V	V	V	V	V
(MSB)							(LSB)

Table 5. Data Register, DR (8-bit), Bit [7:0]: Used to store wiper positions or data (Nonvolatile, NV).

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
NV							
MSB							LSB

FN8172.4 August 29, 2006

#### **DEVICE DESCRIPTION**

#### Instructions

Four of the nine instructions are three bytes in length. These instructions are:

- Read Wiper Counter Register read the current wiper position of the selected potentiometer,
- Write Wiper Counter Register change current wiper position of the selected potentiometer,
- Read Data Register read the contents of the selected Data Register;
- Write Data Register write a new value to the selected Data Register.

The basic sequence of the three byte instructions is illustrated in Figure 4. These three-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by  $t_{WRL}$ . A transfer from the WCR (current wiper position), to a Data Register is a write to nonvolatile memory and takes a minimum of  $t_{WR}$  to complete. The transfer can occur between one of the four potentiometers and one of its associated registers; or it may occur globally, where the transfer occurs between all potentiometers and one associated register

Four instructions require a two-byte sequence to complete. These instructions transfer data between the host and the X9268; either between the host and one of the data registers or directly between the host and the Wiper Counter Register. These instructions are:

- XFR Data Register to Wiper Counter Register –
   This transfers the contents of one specified Data
   Register to the associated Wiper Counter Register.
- XFR Wiper Counter Register to Data Register –
   This transfers the contents of the specified Wiper
   Counter Register to the specified associated Data
   Register.
- Global XFR Data Register to Wiper Counter
   Register This transfers the contents of all specified Data Registers to the associated Wiper Counter
   Registers.
- Global XFR Wiper Counter Register to Data
   Register This transfers the contents of all Wiper
   Counter Registers to the specified associated Data
   Registers.

#### INCREMENT/DECREMENT COMMAND

The final command is Increment/Decrement (Figure 5 and 6). The Increment/Decrement command is different from the other commands. Once the command is issued and the X9268 has responded with an acknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby, providing a fine tuning capability to the host. For each SCL clock pulse ( $t_{HIGH}$ ) while SDA is HIGH, the selected wiper will move one resistor segment towards the  $R_H$  terminal. Similarly, for each SCL clock pulse while SDA is LOW, the selected wiper will move one resistor segment towards the  $R_H$  terminal.

See Instruction format for more details.

intersil FN8172.4 August 29, 2006

Figure 3. Two-Byte Instruction Sequence




Figure 4. Three-Byte Instruction Sequence






Figure 5. Increment/Decrement Instruction Sequence



**Figure 6. Increment/Decrement Timing Limits** 



intersil

### **INSTRUCTION FORMAT**

### **Read Wiper Counter Register (WCR)**

0	De	vice	э Ту	ре		Dev	vice			In	stru	uctio	on		DR	/WC	R			'	Wip	er F	Posi	tior	1			
Т	I	den	tifie	r	Α	Addre	esse	S	S	(	Opc	ode	Э	1	Add	ress	es	S	(S	ent	by	X92	268	on	SD	A)	М	S
A R T	0	1	0	1	А3	A2	A1	A0	A C K	1	0	0	1	0	0	0	P0	A C K	W C R 7	W C R 6	W C R 5	W C R 4	WCR3	W C R 2	W C R 1	W C R o	A C K	T O P

### Write Wiper Counter Register (WCR)

S			Ty tifie			Dev Addre	vice esse	s	S		stru Opc					/WC ress		s	(S		•		Posi ster			Α)	S	S
A R T	0	1	0	1	А3	A2	A1	A0	A C K	1	0	1	0	0	0	0	P0	A C K	W C R 7	W C R 6	W C R 5	W C R 4	W C R 3	W C R 2	W C R 1		A C K	Т О Р

### Read Data Register (DR)

S		vice den	•	•	Þ	_	vice esse	s	S		stru Opc				DR/V Addre			s	(Se		oer l				A)	М	s
A R T	0	1	0	1	А3	A2	A1	Α0	A C K	1	0	1	1	RB	RA	0	P0	A C K	C R	W W C C R R 6 5	W C R 4	W C R 3	W C R 2	W C R 1	W C R o	A C K	Т О Р

### Write Data Register (DR)

S			e Ty ntifie		A		vice esse	s	S		_	uctio code			DR/\ \ddre			s	(Se		•	· Pos aste			OA)	S	S	TAGE	CLE
A R T	0	1	0	1	А3	A2	A1	A0	A C K	1	1	0	0	RB	RA	0	P0	A C K	W C R 7	W C R 6	W V C C R F 5	V W C C R R 4 3	W C R 2	W C R 1	W C R o	A C K	T O P	-ЛОЛ-НЫН	WRITECY

### Global XFR Data Register (DR) to Wiper Counter Register (WCR)

S			e Ty itifie	-	A	De\ Addre	vice esse	s	S A		stru Opc				DR/\ Addre	WCR esses	3	S A	S
A R T	0	1	0	1	АЗ	<b>A</b> 2	A1	AO	C K	0	0	0	1	RB	RA	0	0	C K	O P

<u>intersil</u>

13

### Global XFR Wiper Counter Register (WCR) to Data Register (DR)

S T			e Ty itifie	•	Α	Dev ddre	/ice esse	S	S		stru Opc				OR/W ddre	-		S	S	HIGH-VOLTAGE
A R T	0	1	0	1	АЗ	A2	A1	Α0	C K	1	0	0	0	RB	RA	0	0	CK	О Р	WRITE CYCLE

### Transfer Wiper Counter Register (WCR) to Data Register (DR)

ST		evice Iden	-	•	Δ		vice esse	s	SA		_	ictic ode			DR/\ Addre	_		S	ST	HIGH-VOLTAGE
A R T	0	1	0	1	АЗ	A2	A1	A0	C K	1	1	1	0	RB	RA	0	P0	C K	O P	WRITE CYCLE

### Transfer Data Register (DR) to Wiper Counter Register (WCR)

S		evice Iden	-	•	A	Dev Addre	vice esse	s	S A		Instruction DR/WCR Opcode Addresses					S			
A R T	0	1	0	1	АЗ	A2	A1	A0	C	1	1	0	1	RB	RA	0	P0	C K	O P

### **Increment/Decrement Wiper Counter Register (WCR)**

S			e Ty itifie	-		Dev Addre	vice esse	es	S A		stru Opc					R/WC dress		S A	Increment/Decrement (Sent by Master on SDA)				.)	S T			
A R T	0	1	0	1	АЗ	A2	A1	A0	C K	0	0	1	0	0	0	0	P0	C K	I/D	I/D					I/D	I/D	O P

Notes: (1) "MACK"/"SACK": stands for the acknowledge sent by the master/slave.

- (2) "A3 ~ A0": stands for the device addresses sent by the master.
- (3) "X": indicates that it is a "0" for testing purpose but physically it is a "don't care" condition.
- (4) "I": stands for the increment operation, SDA held high during active SCL phase (high).
- (5) "D": stands for the decrement operation, SDA held low during active SCL phase (high).

inter<sub>sil</sub>

#### **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias	65°C to +135°C
Storage temperature	65°C to +150°C
Voltage on SDA, SCL or any address	s input
with respect to V <sub>SS</sub>	1V to +7V
Voltage on V+ (referenced to V <sub>SS</sub> )	10V
Voltage on V- (referenced to V <sub>SS</sub> )	10V
(V+) - (V-)	12V
Any V <sub>H</sub> /R <sub>H</sub>	V+
Any V <sub>L</sub> /R <sub>L</sub>	V-
Lead temperature (soldering, 10s)	+300°C
l <sub>W</sub> (10s)	±6mA

#### COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **RECOMMENDED OPERATING CONDITIONS**

Temp	Min.	Max.
Commercial	0°C	+70°C
Industrial	-40°C	+85°C

Device	Supply Voltage (V <sub>CC</sub> ) <sup>(4)</sup> Limits
X9268	5V ±10%
X9268-2.7	2.7V to 5.5V

V+	2.7V to 5.5V
V-	-2.7V to -5.5V

### POTENTIOMETER CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
R <sub>TOTAL</sub>	End to End Resistance	T version		100		kΩ
R <sub>TOTAL</sub>	End to EndResistance	U version		50		kΩ
	End to end resistance tolerance				±20	%
	Power rating	+25°C, each pot			50	mW
IW	Wiper current				±3	mA
R <sub>W</sub>	Wiper resistance	$I_W = \pm 1 \text{mA}, V + = 3V; V - = -3V$			250	Ω
R <sub>W</sub>	Wiper resistance	$I_W = \pm 1 \text{mA}, V + = 5V; V - = -5V$			150	Ω
V+	Voltage on V+ Pin	X9268	+4.5		+5.5	V
		X9268-2.7	+2.7		+5.5	
V-	Voltage on V- Pin	X9268	-5.5		-4.5	V
		X9268 -2.7	-5.5		-2.7	
V <sub>TERM</sub>	Voltage on any V <sub>H</sub> /R <sub>H</sub> or V <sub>L</sub> /R <sub>L</sub> pin		V-		V+	V
	Noise	Ref: 1kHz		-120		dBV
	Resolution <sup>(4)</sup>			0.4		%
	Absolute linearity (1)	V <sub>w(n)(actual)</sub> - V <sub>w(n)(expected)</sub>			±1	MI <sup>(3)</sup>
	Relative linearity <sup>(2)</sup>	$V_{w(n+1)} - [V_{w(n)+MI}]$			±0.6	MI <sup>(3)</sup>
	Temperature coefficient of resistance			±300		ppm/°C
	Ratiometric Temperature Coefficient				±20	ppm/°C
C <sub>H</sub> /C <sub>L</sub> /C <sub>W</sub>	Potentiometer Capacitance	See Circuit #3		10/10/25		pF

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

- (3) MI = RTOT / 255 or  $(R_H R_L) / 255$ , single pot
- (4) During power-up  $V_{CC} > V_H$ ,  $V_L$ , and  $V_W$ .
- (5) n = 0, 1, 2, ...,255; m = 0, 1, 2, ..., 254.

FN8172.4
August 29, 2006

<sup>(2)</sup> Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.

### D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
lcc1	V <sub>CC</sub> supply current (active)	f <sub>SCL</sub> = 400kHz; V <sub>CC</sub> = +6V; SDA = Open; (for 2-Wire, Active, Read and Volatile Write States only)			3	mA
I <sub>CC2</sub>	V <sub>CC</sub> supply current (nonvolatile write)	f <sub>SCL</sub> = 400kHz; V <sub>CC</sub> = +6V; SDA = Open; (for 2-Wire, Active, Nonvolatile Write State only)			5	mA
I <sub>SB</sub>	V <sub>CC</sub> current (standby)	VCC = +6V; VIN = VSS or VCC; SDA = VCC; (for 2-Wire, Standby State only)			5	μА
ILI	Input leakage current	$V_{IN} = V_{SS}$ to $V_{CC}$			10	μΑ
I <sub>LO</sub>	Output leakage current	V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub>			10	μΑ
V <sub>IH</sub>	Input HIGH voltage		V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 1	V
V <sub>IL</sub>	Input LOW voltage		-1		V <sub>CC</sub> x 0.3	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 3mA			0.4	V
V <sub>OH</sub>	Output HIGH voltage					

### **ENDURANCE AND DATA RETENTION**

Parameter	Min.	Units
Minimum endurance	100,000	Data changes per bit per register
Data retention	100	years

#### **CAPACITANCE**

Symbol	Test	Max.	Units	Test Conditions
C <sub>IN/OUT</sub> <sup>(6)</sup>	Input / Output capacitance (SDA)	8	pF	V <sub>OUT</sub> = 0V
C <sub>IN</sub> <sup>(6)</sup>	Input capacitance (SCL, WP, A3, A2, A1 and A0)	6	pF	$V_{IN} = 0V$

#### **POWER-UP TIMING**

Symbol	Parameter	Min.	Max.	Units
t <sub>r</sub> V <sub>CC</sub> <sup>(6)</sup>	V <sub>CC</sub> Power-up rate	0.2	50	V/ms
t <sub>PUR</sub> (7)	Power-up to initiation of read operation		1	ms

#### **POWER-UP AND DOWN REQUIREMENTS**

The are no restrictions on the sequencing of the bias supplies  $V_{CC}$ ,  $V_{+}$ , and  $V_{-}$  provided that all three supplies reach their final values within 1msec of each other. At all times, the voltages on the potentiometer pins must be less than  $V_{+}$  and more than  $V_{-}$ . The recall of the wiper position from nonvolatile memory is not in effect until all supplies reach their final value. The  $V_{CC}$  ramp rate spec is always in effect.

### **A.C. TEST CONDITIONS**


Input Pulse Levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9
Input rise and fall times	10ns
Input and output timing level	V <sub>CC</sub> x 0.5

Notes: (6) This parameter is not 100% tested

FN8172.4 August 29, 2006

<sup>(7)</sup> tpuR and tpuW are the delays required from the time the (last) power supply (V<sub>CC</sub>-) is stable until the specific instruction can be issued. These parameters are periodically sampled and not 100% tested.

### **EQUIVALENT A.C. LOAD CIRCUIT**



### **AC TIMING**

Symbol	Parameter	Min.	Max.	Units	
f <sub>SCL</sub>	Clock Frequency		400	kHz	
tcyc	Clock Cycle Time	2500		ns	
tHIGH	Clock High Time	600		ns	
tLOW	Clock Low Time	1300		ns	
t <sub>SU:STA</sub>	Start Setup Time	600		ns	
tHD:STA	Start Hold Time	600		ns	
tsu:sto	Stop Setup Time	600		ns	
t <sub>SU:DAT</sub>	SDA Data Input Setup Time	100		ns	
tHD:DAT	SDA Data Input Hold Time	30		ns	
t <sub>R</sub>	SCL and SDA Rise Time		300	ns	
t <sub>F</sub>	SCL and SDA Fall Time		300	ns	
t <sub>AA</sub>	SCL Low to SDA Data Output Valid Time		0.9	μs	
<sup>t</sup> DH	SDA Data Output Hold Time	0		ns	
T <sub>I</sub>	Noise Suppression Time Constant at SCL and SDA inputs	50		ns	
t <sub>BUF</sub>	Bus Free Time (Prior to Any Transmission)	1200		ns	
t <sub>SU:WPA</sub>	A0, A1 Setup Time	0		ns	
<sup>t</sup> HD:WPA	A0, A1 Hold Time	0		ns	

### **HIGH-VOLTAGE WRITE CYCLE TIMING**

Symbol	Parameter	Тур.	Max.	Units
t <sub>WR</sub>	High-voltage write cycle time (store instructions)	5	10	ms


### **XDCP TIMING**

Symbol	Parameter	Min.	Max.	Units
twrpo	Wiper response time after the third (last) power supply is stable	5	10	μS
twrL	Wiper response time after instruction issued (all load instructions)	5	10	μS


FN8172.4
August 29, 2006

### **TIMING DIAGRAMS**


### **Start and Stop Timing**



## **Input Timing**




### **Output Timing**




intersil

### **XDCP Timing (for All Load Instructions)**




### Write Protect and Device Address Pins Timing




### **APPLICATIONS INFORMATION**

### **Basic Configurations of Electronic Potentiometers**




Three terminal Potentiometer; Variable voltage divider



Two terminal Variable Resistor; Variable current


### **Application Circuits**

### **Noninverting Amplifier**




 $V_{O} = (1+R_{2}/R_{1})V_{S}$ 

### **Voltage Regulator**




 $V_O (REG) = 1.25V (1+R_2/R_1)+I_{adj} R_2$ 

### **Offset Voltage Adjustment**




### **Comparator with Hysterisis**




$$\begin{split} &V_{UL} = \{R_1/(R_1 + R_2)\} \ V_O(max) \\ &V_{LL} = \{R_1/(R_1 + R_2)\} \ V_O(min) \end{split}$$

### **Application Circuits (continued)**


#### **Attenuator**




## Filter



### **Inverting Amplifier**




### **Equivalent L-R Circuit**




$$\begin{split} Z_{IN} = R_2 + s \; R_2 \; (R_1 + R_3) \; C_1 = R_2 + s \; \text{Leq} \\ (R_1 + R_3) >> R_2 \end{split}$$

### **Function Generator**



 $\begin{array}{l} frequency \propto R_1,\,R_2,\,C \\ amplitude \propto R_A,\,R_B \end{array}$ 

### Small Outline Plastic Packages (SOIC)



#### NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
   Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M24.3 (JEDEC MS-013-AD ISSUE C)
24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		INCHES MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
В	0.013	0.020	0.33	0.51	9
С	0.0091	0.0125	0.23	0.32	-
D	0.5985	0.6141	15.20	15.60	3
Е	0.2914	0.2992	7.40	7.60	4
е	0.05 BSC		1.27 BSC		-
Н	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	2	4	24		7
α	0°	8°	0°	8°	-

Rev. 1 4/06

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com