PIC18F87K90 FAMILY

PIC18F87K90 Family
Silicon Errata and Data Sheet Clarification

The PIC18F87K90 family devices that you have received conform functionally to the current Device Data Sheet (DS39957**D**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC18F87K90 family silicon.

Note:	This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (**B5, C6**).

Data Sheet clarifications and corrections start on page 10, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
   a) For MPLAB IDE 8, select *Programmer > Reconnect*.
   b) For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon ( ).
5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note:	If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC18F87K90 silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID(1)	Revision ID for Silicon Revision(2)							
		A3	B1	B3	B5	C1	C3	C5	C6
PIC18F65K90	524h	3h	4h	5h	6h	10h	11h	12h	13h
PIC18F66K90	520h								
PIC18F85K90	52Ah								
PIC18F86K90	526h								
PIC18F67K90	510h								
PIC18F87K90	514h								

The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of Configuration memory space. They are shown in hexadecimal in the format "DEVID DEVREV".

1: Refer to the *"PIC18F6XKXX/8XKXX Family Flash Microcontroller Programming Specification"* (DS39947) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions(1)							
				A3	B1	B3	B5	C1	C3	C5	C6
Analog-to-Digital Converter (A/D)	A/D Offset	1.1	The 12-bit A/D performance is outside of the data sheet's A/D Converter specifications.	X							
Analog-to-Digital Converter (A/D)	A/D Offset	1.2	The 12-bit A/D performance is outside of the data sheet's A/D Converter specifications.		X	X	X	X	X	X	X
Ports	Leakage	2.	I/O port leakage is higher than the D060 spec in the data sheet.	X	X	X	X	X	X	X	X
High/Low-Voltage Detect (HLVD)	HLVD Trip	3.	The high-to-low (VDIRMAG = 0) setting of the HLVD may send initial interrupts.	X	X	X	X	X	X	X	X
ECCP	Auto-Shutdown	4.	The tri-state setting of the auto-shutdown feature in the enhanced PWM will not successfully drive the pin to tri-state.	X	X	X	X	X	X	X	X
EUSART	Synchronous Transmit	5.	When using the Synchronous Transmit mode, transmitted data may become corrupted if using the TXxIF bit to determine when to load the TXREGx register.	X	X	X	X	X	X	X	X
IPD and IDD	Maximum Limit	6.	Maximum current limits may be higher than specified in **Section 31.2 "DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial)"** of the data sheet.	X							
Ultra Low-Power Sleep	Sleep Entry	7.1	Entering Ultra Low-Power Sleep mode, by setting RETEN = 0 and SRETEN = 1, will cause the part not to be programmable through ICSP™.	X	X			X			
Ultra Low-Power Sleep	WDT Wake-up	7.2	Using the WDT to exit Ultra Low-Power Sleep mode when VDD>4.5V can cause the part to enter a Reset state requiring POR to exit.	X	X	X	X	X	X	X	X
Resets (BOR)	Enable/ Disable	8.	An unexpected Reset may occur if the Brown-out Reset module (BOR) is disabled, and then re-enabled, when the High/Low-Voltage Detection module (HLVD) is not enabled (HLVDCON<4> = 0).	X	X	X	X	X	X	X	X
RG5 Pin	Leakage	9.	RG5 will cause excess pin leakage whenever it is driven low.		X						
Primary Oscillator	XT Mode	10.	XT Primary Oscillator mode does not reliably function when the driving crystals are above 3 MHz.	X	X	X		X	X		
Timer1/3/5/7	Interrupt	11.	When the timer is operated in Asynchronous External Input mode, unexpected interrupt flag generation may occur.	X	X	X		X	X	X	

Note 1: Only those issues indicated in the columns labeled B5 and C6 apply to the current silicon revision.

Silicon Errata Issues

Note:	This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**B5, C6**).

1. Module: Analog-to-Digital Converter (A/D)

1.1 The A/D will meet the Microchip standard A/D specification when used as a 10-bit A/D. When used as a 12-bit A/D, the possible issues include high offset error (up to a maximum of 50 LSBs), high DNL error (up to a maximum of ±4 LSBs) and multiple missing codes (up to a maximum of 20). Users should evaluate the 12-bit A/D performance in their application using the suggested work around below.

A/D Offset

The A/D may have high offset error, up to a maximum of 50 LSB; it can be used if the A/D is calibrated for the offset.

Work around

Method to Calibrate for Offset:

In Single-Ended mode, connect A/D +ve input to ground and take the A/D reading. This will be the offset of the device and can be used to compensate for the subsequent A/D readings on the actual inputs.

Affected Silicon Revisions

A1	B1	B3	B5	C1	C3	C5	C6		
X									

1.2 The A/D will meet the Microchip standard A/D specification when used as a 10-bit A/D. When used as a 12-bit A/D, the possible issues include high offset error (up to a maximum of ±25 LSBs at 25°C, ±30 LSBs at 85°C, 125°C and -40°C), high DNL error (up to a maximum of ±4 LSBs) and multiple missing codes (up to a maximum of 20). Users should evaluate the 12-bit A/D performance in their application using the suggested work around below. See Table 3 for guidance specifications.

A/D Offset

The A/D may have high offset error, up to a maximum of ±25 LSBs at 25°C, ±30 LSBs at 85°C, 125°C and -40°C; it can be used if the A/D is calibrated for the offset.

Work around

Method to Calibrate for Offset:

In Single-Ended mode, connect A/D +ve input to ground and take the A/D reading. This will be the offset of the device and can be used to compensate for the subsequent A/D readings on the actual inputs.

TABLE 3: A/D CONVERTER CHARACTERISTICS

Param. No.	Sym.	Characteristic	Min.	Typ.	Max.	Units	Conditions
A01	NR	Resolution	—	—	12	bit	ΔVREF ≥ 5.0V
A03	EIL	Integral Linearity Error	—	—	±10.0	LSb	ΔVREF ≥ 5.0V
A04	EDL	Differential Linearity Error	—	—	+6.0/-4.0	LSb	ΔVREF ≥ 5.0V
A06	EOFF	Offset Error	—	—	±25	LSb	ΔVREF ≥ 5.0V, Temperature: 25°C
			—	—	±30	LSb	ΔVREF ≥ 5.0V, Temperature: ≥ 85°C, -40°C
A07	EGN	Gain Error	—	—	±15	LSb	ΔVREF ≥ 5.0V
A10	—	Monotonicity(1)	—				VSS ≤ VAIN ≤ VREF
A20	ΔVREF	Reference Voltage Range (VREFH – VREFL)	3	—	AVDD – AVSS	V	
A21	VREFH	Reference Voltage High	AVSS + 3.0V	—	AVDD + 0.3V	V	
A22	VREFL	Reference Voltage Low	AVSS – 0.3V	—	AVDD – 3.0V	V	
A25	VAIN	Analog Input Voltage	VREFL	—	VREFH	V	

Note 1: The A/D conversion result never decreases with an increase in the input voltage.

Affected Silicon Revisions

A1	B1	B3	B5	C1	C3	C5	C6	
	X	X	X	X	X	X	X	

2. Module: Ports

The input leakage will not match the D060 specification in the data sheet. The leakage will meet the 200 nA specification at T_A = 25°C. At T_A = 85°C, the leakage will be up to a maximum of 2 μA.

Work around

None.

Affected Silicon Revisions

A1	B1	B3	B5	C1	C3	C5	C6	
X		X	X	X	X	X	X	

3. Module: High/Low-Voltage Detect (HLVD)

The high-to-low (VDIRMAG = 0) setting of the HLVD may send initial interrupts. High trip points that are close to the intended operating voltage are susceptible to this behavior.

Work around

Select a lower trip voltage that allows consistent start-up or clear any initial interrupts from the HLVD on start-up.

Affected Silicon Revisions

A1	B1	B3	B5	C1	C3	C5	C6	
X	X	X	X	X	X	X	X	

4. Module: ECCP

The tri-state setting of the auto-shutdown feature in the enhanced PWM will not successfully drive the pin to tri-state. The pin will remain an output and should not be driven externally. All tri-state settings will be affected.

Work around

Use one of the other two auto-shutdown states available, as outlined in the data sheet.

Affected Silicon Revisions

A1	B1	B3	B5	C1	C3	C5	C6	
X	X	X	X	X	X	X	X	

5. Module: EUSART

In Synchronous Transmit mode, data may be corrupted if using the TXxIF bit to determine when to load the TXREGx register. One or more of the intended transmit messages may be incorrect.

Work around

A fixed delay added before loading the TXREGx may not be a reliable work around. When loading the TXREGx, check that the TRMT bit inside of the TXSTAx register is set instead of checking the TXxIF bit. The following code can be used:

EXAMPLE 1: EUSART SYNCHRONOUS TRANSMIT WORK AROUND

```
while(!TXSTAxbits.TRMT);
// wait to load TXREGx until TRMT is set
```

Affected Silicon Revisions

A1	B1	B3	B5	C1	C3	C5	C6	
X	X	X	X	X	X	X	X	

6. Module: IPD and IDD

The IPD and IDD limits will not match the data sheet. The values in bold in **Section 31.2 "DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial)"** reflect the updated silicon maximum limits.

31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial)

PIC18F87K90 Family (Industrial)		**Standard Operating Conditions (unless otherwise stated)** Operating temperature -40°C ≤ TA ≤ +85°C for industrial					
Param. No.	**Device**	**Typ.**	**Max.**	**Units**	**Conditions**		
	Power-Down Current (IPD) Sleep Mode						
	PIC18FXXK90	10	500	nA	-40°C	VDD = 1.8V, Regulator Disabled	
		20	500	nA	+25°C		
		120	600	nA	+60°C		
		630	**2000**	nA	+85°C		
	PIC18FXXK90	50	700	nA	-40°C	VDD = 3.3V, Regulator Disabled	
		60	**900**	nA	+25°C		
		170	**1100**	nA	+60°C		
		700	**5000**	nA	+85°C		
	PIC18FXXK90	350	1300	nA	-40°C	VDD = 5V, Regulator Enabled	
		400	1400	nA	+25°C		
		550	1500	nA	+60°C		
		1350	4000	nA	+85°C		
	Supply Current (IDD)						
	PIC18FXXK90	3.7	8.5	µA	-40°C	VDD = 1.8V, Regulator Disabled	Fosc = 32 kHz, (**SEC_RUN** mode, SOSCSEL = 01)
		5.4	10	µA	+25°C		
		6.60	13	µA	+85°C		
	PIC18FXXK90	8.7	18	µA	-40°C	VDD = 3.3V, Regulator Disabled	
		10	20	µA	+25°C		
		12	**35**	µA	+85°C		
	PIC18FXXK90	60	**150**	µA	-40°C	VDD = 5V, Regulator Enabled	
		90	190	µA	+25°C		
		100	240	µA	+85°C		
	PIC18FXXK90	1.2	4	µA	-40°C	VDD = 1.8V, Regulator Disabled	Fosc = 32 kHz, (**SEC_IDLE** mode, SOSCSEL = 01)
		1.7	5	µA	+25°C		
		2.6	6	µA	+85°C		
	PIC18FXXK90	1.6	7	µA	-40°C	VDD = 3.3V, Regulator Disabled	
		2.8	9	µA	+25°C		
		4.1	**17**	µA	+85°C		
	PIC18FXXK90	60	**160**	µA	-40°C	VDD = 5V, Regulator Enabled	
		80	180	µA	+25°C		
		100	240	µA	+85°C		

Work around

None.

Affected Silicon Revisions

A1	B1	B3	B5	C1	C3	C5	C6	
X								

7. Module: Ultra Low-Power Sleep

7.1 Entering Ultra Low-Power Sleep mode, by setting RETEN = 0 and SRETEN = 1, will cause the part not to be programmable through ICSP™. This issue occurs when the RETEN fuse bit in CONFIG1L<0> is cleared to '0', the SRETEN bit in the WDTCON register is set to '1' and a SLEEP instruction is executed within the first 350 µs of code execution, or whenever the above Sleep mode is entered and MCLR is disabled. Discontinue use of the MCLR disabled RG5 mode if ICSP reprogramming is necessary.

Work around

Use normal Sleep and Low-Power Sleep modes only, or on any Reset, ensure at least 350 µs passes before executing a SLEEP instruction when ULP is enabled. To ensure the Ultra Low-Power Sleep mode is not enabled, the RETEN fuse bit in CONFIG1L<0> should be set to a '1', and the SRETEN bit in the WDTCON register should be cleared to a '0'. The following code can be used:

EXAMPLE 2: ULTRA LOW-POWER SLEEP WORK AROUND

```
//This will ensure the RETEN fuse is set
to 1
#pragma config RETEN = OFF
//This will ensure the SRETEN bit is 0
WDTCONbits.SRETEN = 0;
```

If the Ultra Low-Power Sleep mode is needed, then the user must ensure that the minimum time, before the first SLEEP instruction is executed, is greater than 350 µs.

Affected Silicon Revisions

A1	B1	B3	B5	C1	C3	C5	C6	
X	X			X				

7.2 Using the WDT to exit Ultra Low-Power Sleep mode when VDD>4.5V can cause the part to enter a Reset state that requires a POR to exit. The issue occurs when the RETEN fuse bit in CONFIG1L<0> is cleared to '0', the SRETEN bit in the WDTCON register is set to '1', VDD>4.5V. Upon entering the failure state, the device ceases to respond to MCLR events and will only exit the Reset state upon experiencing a POR.

Work around

Do not use the Ultra Low-Power Sleep mode with VDD above 4.5V.

Affected Silicon Revisions

A3	B1	B3	B5	C1	C3	C5	C6	
X	X	X	X	X	X	X	X	

8. Module: Resets (BOR)

An unexpected Reset may occur if the Brown-out Reset module (BOR) is disabled, and then re-enabled, when the High/Low-Voltage Detection module (HLVD) is not enabled (HLVDCON<4> = 0). This issue affects BOR modes: BOREN<1:0> = 10 and BOREN<1:0> = 01. In both of these modes, if the BOR module is re-enabled while the device is active, unexpected Resets may be generated.

Work around

If BOR is required, and power consumption is not an issue, use BOREN<1:0> = 11. For BOREN<1:0> = 10 mode, either switch to BOREN<1:0> = 11 mode or enable the HLVD (HLVDCON<4> = 1) prior to entering Sleep. If power consumption is an issue and low power is desired, do not use BOREN<1:0> = 10 mode. Instead, use BOREN<1:0> = 01 and follow the steps below when entering and exiting Sleep.

1. Disable BOR by clearing SBOREN (RCON<6> = 0).

   ```
   WDTCONbits.SBOREN = 0;
   ```

2. Enter Sleep mode (if desired).

   ```
   Sleep();
   ```

3. After exiting Sleep mode (if entered), enable the HLVD (HLVDCON<4> = 1).

   ```
   HLVDCONbits.HLVDEN = 1;
   ```

4. Wait for the internal reference voltage (TIRVST) to stabilize (typically 25 us).

   ```
   while(!HLVDCONbits.IRVST);
   ```

5. Re-enable BOR by setting SBOREN (RCON<6> = 1).

   ```
   WDTCONbits.SBOREN = 1;
   ```

6. Disable the HLVD by clearing HLVDEN (HLVDCON<4> = 0).

   ```
   HLVDCONbits.HLVDEN = 0;
   ```

Affected Silicon Revisions

A1	B1	B3	B5	C1	C3	C5	C6	
X	X	X	X	X	X	X	X	

9. Module: RG5 Pin

RG5 will cause excess pin leakage whenever it is driven low. When RG5 is held at 0V, the pin will typically source an additional 160 µA of current.

Work around

In power-sensitive applications, using RG5 as an input, ensure that any input attached to this pin Idles high.

Affected Silicon Revisions

A1	B1	B3	B5	C1	C3	C5	C6	
	X							

10. Module: Primary Oscillator (XT Mode)

On some parts, using the XT oscillator at the top end of its specified frequency range (3.0-4.0 MHz) may cause the part to cease driving the oscillator.

Work around

Use XT mode only for frequencies lower than 3.0 MHz.

Use HS mode if frequencies greater than 3.0 MHz on a crystal oscillator are required.

Affected Silicon Revisions

A1	B1	B3	B5	C1	C3	C5	C6	
X	X	X		X	X			

11. Module: Timer1/3/5/7

When Timer1, Timer3, Timer5 or Tmer7 is operated in Asynchronous External Input mode, unexpected interrupt flag generation may occur if an external clock edge arrives too soon following a firmware write to the TMRxH:TMRxL registers. An unexpected interrupt flag event may also occur when enabling the module or switching from Synchronous to Asynchronous mode.

Work around

This issue only applies when operating the timer in Asynchronous mode. Whenever possible, operate the timer module in Synchronous mode to avoid spurious timer interrupts.

If Asynchronous mode must be used in the application, potential strategies to mitigate the issue may include any of the following:

- Design the firmware so it does not rely on the TMRxIF flag or keep the respective interrupt disabled. The timer still counts normally and does not reset to `0x0000` when the spurious interrupt flag event is generated.
- Design the firmware so that it does not write to the TMRxH:TMRxL registers or does not periodically disable/enable the timer, or switch modes. Reading from the timer does not trigger the spurious interrupt flag events.
- If the firmware must use the timer interrupts and must write to the timer (or disable/enable, or mode switch the timer), implement code to suppress the spurious interrupt event, should it occur. This can be achieved by following the process shown in Example 3.

EXAMPLE 3: ASYNCHRONOUS TIMER MODE WORK AROUND TO AVOID SPURIOUS INTERRUPT

```
//Timer1 update procedure in asynchronous mode
//The code below uses Timer1 as example

T1CONbits.TMR1ON = 0;          //Stop timer from incrementing
PIE1bits.TMR1IE = 0;           //Temporarily disable Timer1 interrupt vectoring
TMR1H = 0x00;                  //Update timer value
TMR1L = 0x00;
T1CONbits.TMR1ON = 1;          //Turn on timer

//Now wait at least two full T1CKI periods + 2TCY before re-enabling Timer1 interrupts.
//Depending upon clock edge timing relative to TMR1H/TMR1L firmware write operation,
//a spurious TMR1IF flag event may sometimes assert. If this happens, to suppress
//the actual interrupt vectoring, the TMR1IE bit should be kept clear until
//after the "window of opportunity" (for the spurious interrupt flag event has passed).
//After the window is passed, no further spurious interrupts occur, at least
//until the next timer write (or mode switch/enable event).

while(TMR1L < 0x02);           //Wait for 2 timer increments more than the Updated Timer
                               //value (indicating more than 2 full T1CKI clock periods elapsed)
NOP();                         //Wait two more instruction cycles
NOP();
PIR1bits.TMR1IF = 0;           //Clear TMR1IF flag, in case it was spuriously set
PIE1bits.TMR1IE = 1;           //Now re-enable interrupt vectoring for timer 1
```

Affected Silicon Revisions

A1	B1	B3	B5	C1	C3	C5	C6	
X	X	X		X	X	X		

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS39957**D**):

Note:	Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: Electrical Characteristics

Table 31-25 A/D Converter Characteristics has been corrected. The changes are shown in bold in the table below:

TABLE 31-25: A/D CONVERTER CHARACTERISTICS: PIC18F87K90 FAMILY (INDUSTRIAL)

Param. No.	Sym.	Characteristic	Min.	Typ.	Max.	Units	Conditions
A01	NR	Resolution	—	—	12	bit	ΔVREF ≥ 5.0V
A03	EIL	Integral Linearity Error	—	±1	±6.0	LSB	ΔVREF ≥ 5.0V
A04	EDL	Differential Linearity Error	—	±1	+3.0/-1.0	LSB	ΔVREF ≥ 5.0V
A06	EOFF	Offset Error	—	±1	**±18.0**	LSB	ΔVREF ≥ 5.0V
A07	EGN	Gain Error	—	±1	±8.0	LSB	ΔVREF ≥ 5.0V
A10	—	Monotonicity(1)	—	—	—	—	VSS ≤ VAIN ≤ VREF
A20	ΔVREF	Reference Voltage Range (VREFH – VREFL)	3	—	VDD – VSS	V	
A21	VREFH	Reference Voltage High	VSS + 3.0V	—	VDD + 0.3V	V	
A22	VREFL	Reference Voltage Low	VSS – 0.3V	—	VDD – 3.0V	V	
A25	VAIN	Analog Input Voltage	VREFL	—	VREFH	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	—	—	2.5	kΩ	
A50	IREF	VREF Input Current(2)	— —	— —	5 150	μA μA	During VAIN acquisition. During A/D conversion cycle.

Note 1: The A/D conversion result never decreases with an increase in the input voltage.

2: VREFH current is from the RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from the RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.

2. Module: Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)

In **Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)"**, the description of the Regulator Disabled mode has changed. The changes are shown in **bold** below:

When the regulator is disabled, the VCAP/VDDCORE pin must only **be tied to a 0.1 µF capacitor**. Refer to Section 31.0 "Electrical Characteristics" for information on VDD and VDDCORE.

3. Module: DC Characteristics (Injection Current)

The following table of specifications for current injected into the microcontroller will be added to **Section 31.0 "Electrical Characteristics"**.

31.4 DC Characteristics: PIC18F87K90 Family (Industrial)

DC CHARACTERISTICS			Standard Operating Conditions: 1.8V to 5.5V Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param. No.	**Symbol**	**Characteristic**	**Min.**	**Typ.**	**Max.**	**Units**	**Conditions**
D160a	IICL	Input Low Injection Current	0	—	-5(1)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO
D160b	IICH	Input High Injection Current	0	—	+5(1)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO
D160c	∑IICT	Total Input Injection Current (sum of all I/O and control pins)	-20(1,2)	—	+20(1,2)	mA	Absolute instantaneous sum of all input injection currents from all I/O pins (| IICL + | IICH |) ≤ ∑IICT

Note 1: Injection currents > | 0 | can affect the A/D results.

2: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted.

4. Module: DC Characteristics (Input Low Voltage and Input High Voltage)

Input Low Voltage and Input High Voltage have been corrected. The changes are shown in bold in the table below:

31.3 DC Characteristics: PIC18F87K90 Family (Industrial/Extended)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +125°C				
Param. No.	**Symbol**	**Characteristic**	**Min.**	**Typ.†**	**Max.**	**Units**	**Conditions**
	VIL	**Input Low Voltage**					
		I/O PORT:					
D030		with TTL buffer	—	—	**0.8**	V	**4.5V ≤ VDD ≤ 5.5V**
D030A			—	—	**0.15 VDD**	**V**	**VDD ≤ 4.5V**
D031		with Schmitt Trigger buffer	—	—	**0.2 VDD**	V	
		with I²C™ levels	—	—	**0.3 VDD**	**V**	
		with SMBus levels	—	—	**0.8**	**V**	**2.7V ≤ VDD ≤ 5.5V**
D032		$\overline{MCLR}$	—	—	0.2 VDD	V	
D033		OSC1	—	—	0.2 VDD	V	
D034		SOSCI	—	—	0.3 VDD	V	
	VIH	**Input High Voltage**					
		I/O ports:					
D040		with TTL buffer	2.0	—	—	V	4.5V ≤ VDD ≤ 5.5V
			0.25 VDD	—	—	V	**1.8V** ≤ VDD ≤ 4.5V
D041		with Schmitt Trigger buffer	0.8 VDD	—	—	V	**2.0V ≤ VDD ≤ 5.5V**
		with I²C™ levels	**0.7 VDD**	—	—	**V**	
		with SMBus levels	**2.1**	—	—	**V**	**2.7V ≤ VDD ≤ 5.5V**
D042		$\overline{MCLR}$	0.8 VDD	—	—	V	
D043		OSC1 **(HS mode)**	0.7 VDD	—	—	V	
D043A		OSC1 (**EC/ECPLL mode)**	0.8 VDD	—	—	V	
D044		SOSCI	0.7 VDD	—	—	V	

5. Module: I/O Ports

Text in section 11.2 and 11.7 is corrected. Also, Example 11-1, 11-6 and Table 11-2 are corrected accordingly. The changes are shown in bold.

11.2 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISA and LATA.

RA4/T0CKI is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers.

The RA4 pin is multiplexed with the Timer0 clock input and one of the LCD segment drives. RA5 and RA<3:0> are multiplexed with analog inputs for the A/D Converter. RA1 is multiplexed with analog as well as the LCD segment drive.

The operation of the analog inputs as A/D Converter inputs is selected by clearing or setting the ANSEL<3:0> control bits in the **ANCON0** register. The corresponding TRISA bits control the direction of these pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

11.7 PORTF, LATF and TRISF Registers

PORTF is a 7-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISF and LATF. All pins on PORTF are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTF is multiplexed with analog peripheral functions, as well as LCD segments. Pins, RF1 through RF6, may be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RF<7:1> as digital inputs, it is also necessary to turn off the comparators.

Note 1: On device Resets, pins, RF<7:1>, are configured as analog inputs and are read as '0'.

2: To configure PORTF as a digital I/O, turn off the comparators and clear **ANCON0** and **ANCON1** to digital.

EXAMPLE 11-1: INITIALIZING PORTA

```
CLRF     PORTA   ; Initialize PORTA by
                 ; clearing output latches
CLRF     LATA    ; Alternate method to
                 ; clear output data latches
BANKSEL  ANCON1
MOVLW    00h     ; Configure PORTA
MOVWF    ANCON0  ; as digital port
MOVLW    BFh     ; Value used to initialize
                 ; data direction
MOVWF    TRISA   ; Set RA<7, 5:0> as inputs,
                 ; RA<6> as output
```

EXAMPLE 11-6: INITIALIZING PORTF

```
CLRF     PORTF   ; Initialize PORTF by
                 ; clearing output
                 ; data latches
CLRF     LATF    ; Alternate method
                 ; to clear output
                 ; data latches
BANKSEL  ANCON0
MOVLW    1Fh     ; Make AN6, AN7 and AN5 digital
MOVWF    ANCON0;
MOVLW    F0h     ; Make AN8, AN9, AN10 and AN11
                   digital
MOVWF    ANCON1; Set PORTF as digital I/O
MOVLW    CEh     ; Value used to
                 ; initialize data
                 ; direction
MOVWF    TRISF   ; Set RF3:RF1 as inputs
                 ; RF5:RF4 as outputs
                 ; RF7:RF6 as inputs
```

TABLE 11-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
PORTA	RA7(1)	RA6(1)	RA5	RA4	RA3	RA2	RA1	RA0	78
LATA	LATA7(1)	LATA6(1)	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	78
TRISA	TRISA7(1)	TRISA6(1)	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	78
ANCON0	**ANSEL7**	**ANSEL6**	**ANSEL5**	**ANSEL4**	**ANSEL3**	**ANSEL2**	**ANSEL1**	**ANSEL0**	81
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE09	SE08	83
LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	83

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

Note 1: These bits are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read as 'x'.

6. Module: Oscillator Configurations

The following section should be included in the oscillator section of the data sheet, directly underneath **Section 3.6.4.3 "Compensating with the CCP Module in Capture Mode"**.

3.6.5 LFINTOSC OPERATION IN SLEEP

When the Watchdog Timer (WDT) or Real-Time Clock and Calendar (RTCC) modules are enabled and configured to use the LFINTOSC, the LFINTOSC will continue to run when the device is in Sleep, unlike other internal clock sources.

While in Sleep, the LFINTOSC has two power modes, a High-Power and a Low-Power mode, controlled by the INTOSCSEL bit in the CONFIG1L Configuration Word. The High-Power mode is the same as the LFINTOSC while the part is awake and conforms to the specifications outlined for that oscillator. The Low-Power mode consumes less current, but has a much lower accuracy and is not recommended for timing-sensitive applications.

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (5/2010)

Initial release of this document. Silicon issues 1 (A/D), 2 (BOR), 3 (HLVD). and 4 (Ports).

Rev B Document (11/2010)

Added data sheet clarifications 1-3 (Voltage Regulator Pins – ENVREG and VCAP/VDDCORE). Removed silicon issue 2 (Brown-out Reset). Changes were made to silicon issue 3 (HLVD). Added silicon issues 4 (ECCP), 5 (EUSART) and 6 (IPD and IDD).

Rev C Document (4/2011)

Added silicon issues 7 (Ultra Low-Power Sleep), 8 (Resets – BOR) and 9 (RG5 Pin). Removed data sheet clarifications 1-3 (Voltage Regulator Pins (ENVREG and VCAP/VDDCORE). Added data sheet clarification 1 (Electrical Characteristics).

Rev D Document (2/2012)

Added data sheet clarification 2 (Voltage Regulator Pins – ENVREG and VCAP/VDDCORE) and 3 (DC Characteristics – Injection Current).

Rev E Document (10/2012)

Added MPLAB X IDE; Added Silicon Revision C3.

Data Sheet Clarifications: Added Module 4, DC Characteristics (Input Low Voltage and Input High Voltage).

Rev F Document (12/2013)

Added silicon issue 1.2 (Analog-to-Digital Converter) and silicon issue 10 (Primary Oscillator – XT Mode); Other minor corrections.

Rev G Document (07/2014)

Added Module 11, Timer1/3/5/7 to Silicon Errata Issues section.

Rev H Document (9/2014)

Added Module 7.2; Other minor corrections.

Rev J Document (9/2014)

Added silicon revision C5.

Rev K Document (01/2015)

Data Sheet Clarifications: Added module 5.

Rev L Document (03/2015)

Added silicon revision C6; Other minor corrections.

Data Sheet Clarifications: added module 6.

Rev M Document (07/2015)

Added Silicon Revision B5; Other minor corrections.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Trademarks

ISBN: 978-1-63277-581-8

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
═ ISO/TS 16949 ═

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/support
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110

Canada - Toronto
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2943-5100
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Dongguan
Tel: 86-769-8702-9880

China - Hangzhou
Tel: 86-571-8792-8115
Fax: 86-571-8792-8116

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-3019-1500

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880- 3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7828

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Dusseldorf
Tel: 49-2129-3766400

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Pforzheim
Tel: 49-7231-424750

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Venice
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Poland - Warsaw
Tel: 48-22-3325737

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820

01/27/15