

Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d



# N-Channel Dual Cool<sup>TM</sup> 56 Power Trench<sup>®</sup> MOSFET 40 V, 192 A, 1.1 m $\Omega$

#### Features

- Max  $r_{DS(on)}$  = 1.1 m $\Omega$  at V<sub>GS</sub> = 10 V, I<sub>D</sub> = 44 A
- Max  $r_{DS(on)}$  = 1.5 m $\Omega$  at V<sub>GS</sub> = 4.5 V, I<sub>D</sub> = 37 A
- Advanced Package and Silicon combination for low r<sub>DS(on)</sub> and high efficiency
- Next generation enhanced body diode technology, engineered for soft recovery
- MSL1 robust package design
- 100% UIL tested
- RoHS Compliant




# **General Description**

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced Power Trench<sup>®</sup> process. Advancements in both silicon and Dual Cool<sup>TM</sup> package technologies have been combined to offer the lowest  $r_{DS(on)}$  while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance.

## Applications

- OringFET / Load Switching
- Synchronous Rectification
- DC-DC Conversion



# MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted

Symbol	Parame	ter		Ratings	Units	
V <sub>DS</sub>	Drain to Source Voltage			40	V	
V <sub>GS</sub>	Gate to Source Voltage			±20	V	
	Drain Current -Continuous	T <sub>C</sub> = 25 °C		192		
I <sub>D</sub>	-Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	44	A	
	-Pulsed		(Note 4)	300		
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	661	mJ	
р	Power Dissipation	T <sub>C</sub> = 25 °C		125	w	
PD	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	3.2	vv	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +150	°C	

#### **Thermal Characteristics**

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	(Top Source)	2.9	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	1.0	
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	81	°C/W
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1i)	16	
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	23	
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	11	

#### Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
8320L	FDMS8320LDC	Dual Cool <sup>™</sup> 56	13 "	12 mm	3000 units

July 2015

1

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units	
Off Chara	cteristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_{D} = 250 \ \mu A, V_{GS} = 0 \ V$	40			V	
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$ , referenced to 25 °C		22		mV/°C	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 32 V, V <sub>GS</sub> = 0 V			1	μΑ	
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA	
On Chara	cteristics						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA	1.0	1.6	3.0	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		-6		mV/°C	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 44 A		0.8	1.1		
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 37 A		1.1	1.5	mΩ	
		$V_{GS}$ = 10 V, $I_{D}$ = 44 A, $T_{J}$ = 125 °C		1.2	1.7		
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 V, I_{D} = 44 A$		244		S	
C <sub>iss</sub> C <sub>oss</sub>	Characteristics Input Capacitance Output Capacitance	− V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, f = 1 MHz		8310 2255	11635 3160	pF pF	
C <sub>rss</sub>	Reverse Transfer Capacitance			132	185	pF	
R <sub>g</sub>	Gate Resistance		0.1	1.4	2.6	Ω	
Switching	g Characteristics						
t <sub>d(on)</sub>	Turn-On Delay Time			19	34	ns	
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 44 A,		15	27	ns	
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		69	110	ns	
t <sub>f</sub>	Fall Time			14	25	ns	
Q <sub>q(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V		121	170	nC	
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V} \text{ V}_{DD} = 20 \text{ V},$		57	80	nC	
Q <sub>gs</sub>	Gate to Source Charge	I <sub>D</sub> = 44 A		21		nC	
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			16		nC	
Drain-Sou	urce Diode Characteristics						
V	Source to Drain Diodo, Earward Valtage	$V_{GS} = 0 V, I_{S} = 2.6 A$ (Note 2)		0.7	1.1	V	
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 44 A (Note 2)		0.8	1.2	v	
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 44 A, di/dt = 100 A/μs		65	104	ns	
Q <sub>rr</sub>	Reverse Recovery Charge	$F = 44 A, u/ul = 100 A/\mu S$		57	91	nC	
t <sub>rr</sub>	Reverse Recovery Time	- I <sub>F</sub> = 44 A, di/dt = 300 A/μs		49	79	ns	
Q <sub>rr</sub>	Reverse Recovery Charge	$\mu_{\rm F} = 44 \Lambda$ , ui/ul = 300 $\Lambda/\mu_{\rm S}$		89	143	nC	

2


DMS8320LDC	
N-Channel Dual Cool	
Dual (	
ower	
56 Power Trench <sup>®</sup>	


### **Thermal Characteristics**


$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	(Top Source)	2.9	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	1.0	
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	81	
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1c)	27	
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1d)	34	
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1e)	16	°C / M
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1f)	19	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1g)	26	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1h)	61	
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1i)	16	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	23	
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	11	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1I)	13	


NOTES:


1. R<sub>0JA</sub> is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.











ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC