

# 

# Switch-Mode Regulator with +5V to ±12V or ±15V Dual Output

### General Description

The MAX742 DC-DC converter is a controller for dual-output power supplies in the 3W to 60W range. Relying on simple two-terminal inductors rather than transformers, the MAX742 regulates both outputs independently to within  $\pm 4\%$  over all conditions of line voltage, temperature, and load current.

The MAX742 has high efficiency (up to 92%) over a wide range of output loading. Two independent PWM current-mode feedback loops provide tight regulation and operation free from subharmonic noise. The MAX742 can operate at 100kHz or 200kHz, so it can be used with small and lightweight external components. Also ripple and noise are easy to filter. The MAX742 provides a regulated output for inputs ranging from 4.2V to 10V (and higher with additional components).


External power MOSFETs driven directly from the MAX742 are protected by cycle-by-cycle overcurrent sensing. The MAX742 also features undervoltage lockout, thermal shutdown, and programmable soft-start.

If 3W of load power or less is needed, refer to the MAX743 data sheet for a device with internal power MOSFETs.

### \_Applications

DC-DC Converter Module Replacement Distributed Power Systems Computer Peripherals

## Pin Configuration



#### **Features**


- **♦** Specs Guaranteed for In-Circuit Performance
- ♦ Load Currents to ±2A
- ♦ 4.2V to 10V Input-Voltage Range
- ♦ Switches From ±15V to ±12V Under Logic Control
- ♦ ±4% Output Tolerance Max Over Temp, Line, and Load
- ♦ 90% Typ Efficiency
- **♦ Low-Noise, Current-Mode Feedback**
- **♦** Cycle-by-Cycle Current Limiting
- ♦ Undervoltage Lockout and Soft-Start
- ♦ 100kHz or 200kHz Operation

### Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX742CPP	0°C to +70°C	20 Plastic DIP
MAX742CWP	0°C to +70°C	20 Wide SO
MAX742C/D	0°C to +70°C	Dice*
MAX742EPP	-40°C to +85°C	20 Plastic DIP
MAX742EWP	-40°C to +85°C	20 Wide SO
MAX742MJP	-55°C to +125°C	20 CERDIP

<sup>\*</sup> Contact factory for dice specifications

## Simplified Block Diagram



MIXIM

#### **ABSOLUTE MAXIMUM RATINGS**

V+, AV+ to AGND, GND0.3V to +12V PDRV to V++0.3V to -14V	Continuous Power Dissipation (any package) up to +70°C500mW
FB+, FB- to GND±25V	derate above +70°C by100mW/°C
Input Voltage to GND	Operating Temperature Ranges
(CC+, CC-, CSH+, CSL+, CSH-, CSL-,	MAX742C0°C to +70°C
SS, 100/ <del>200</del> , 12/ <del>15</del> )0.3V to (V+ + 0.3V)	MAX742E40°C to +85°C
Output Voltage to GND	MAX742MJP55°C to +125°C
(EXT+, PUMP)0.3V to (V+ + 0.3V)	Storage Temperature Range65°C to +150°C
EXT- to PDRV0.3V to (V+ + 0.3V)	Lead Temperature (soldering, 10sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 2, +4.5V < V+ < +5.5V.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Output Voltage, ±15V Mode		0mA < I <sub>L</sub> < 100mA,	$T_A = +25^{\circ}C$	14.55		15.45	\/
(Notes 1, 2)		12/ <del>15</del> = 0V	TA = TMIN to TMAX	14.40		15.60	]
Output Voltage, ±12V Mode		0mA < I <sub>L</sub> < 125mA,	T <sub>A</sub> = +25°C	11.64		12.36	\/
(Notes 1, 2)		$12/\overline{15} = V +$	TA = TMIN to TMAX	11.52		12.48	1 '

#### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 2, V+ = 5V,  $100/\overline{200} = 12/\overline{15} = 0V$ ;  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Line Regulation		V+ = 4.5V  to  5.5V, PDRV	from PUMP		0.01	0.05	%/%
Load Regulation (Note 2)		ILOAD = 0mA to 100mA			30	100	mV
No-Load Supply Current		No EXT- or PUMP load,	V+=5V			3	mA
No-Load Supply Current		FB+ = FB- = open circuit	V+ = 10V			10	
Undervoltage Lockout	UVLO			3.8		4.2	V
Undervoltage Lockout Hysteresis					0.2		V
Reference Output Voltage					2.0		V
Oscillator Fraguency	fooo	$100/\overline{200} = 0V$		170	200	230	kHz
Oscillator Frequency	fosc	100/ <del>200</del> = V+		75	100	125	- KIIZ
PUMP Frequency					fosc/2		kHz
Duty-Cycle Limit (Note 3)		EXT+ or EXT-		85	90		%
Positive Current-Limit Threshold (CSH+ to CSL+)		CSL+ = 0V, FB+ = open	circuit	150	225	300	mV
Negative Current-Limit Threshold (CSH- to CSL-)		CSH- = V+, FB- = open	circuit	150	225	300	mV

### **ELECTRICAL CHARACTERISTICS (continued)**


(Circuit of Figure 2, V+ = 5V,  $100/\overline{200} = 12/\overline{15} = 0V$ ;  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Output Voltage High	Voн	EXT+, EXT-, IL = 1mA, V	+ = 4.5V, PDRV= -3V	4.3			V
Output Voltage Low	Vol	EXT+, EXT-, IL = -1mA, \	V+ = 4.5V, PDRV= -3V			-2.8	V
Output Sink Current		V + = 4.5V, $PDRV = -3V$ ,	EXT+ = 4.5V	100	200		mA
Output Sink Current		$T_A = +25^{\circ}C$	EXT- = 4.5V	200	350		] ""A
Output Source Current		V + = 4.5V, PDRV = -3V,	EXT+ = OV		-200	-100	mA
Output source current		$T_A = +25^{\circ}C$	EXT- = -3V		-350	-200	]
Output Rise/Fall Time		EXT+, C <sub>LOAD</sub> = 2nF			70		ns
Output Rise/Fall Tillle		EXT-, CLOAD = 4nF, PDF	RV = -3V		100		- 115
PUMP Output Voltage (Note 4)		V+ = 4.5V, IL = -5mA, TA	$A = +25^{\circ}C$			-3	V
Compensation Pin Impedance		CC+, CC-			10		kΩ
Thermal-Shutdown Threshold					190		°C
Soft-Start Source Current		SS = 0V		3		7	μΑ
Soft-Start Sink Current		V+ = 3.8V, $SS = 2V$			-2	-0.5	mA

- **Note 1:** Devices are 100% tested to these limits under 0mA to 100mA and to 125mA conditions using automatic test equipment. The ability to drive loads up to 1A is guaranteed by the current-limit threshold, output swing, and the output current source/sink tests. See Figures 2 and 3.
- Note 2: Actual load capability of the circuit of Figure 2 is ±200mA in ±15V mode and ±250mA in ±12V mode. Load regulation is tested at lower limits due to test equipment limitations.
- Note 3: Guaranteed by design.
- Note 4: Measured at Point A, circuit of Figure 2, with PDRV disconnected.

### Typical Operating Characteristics


(Circuit of Figure 2, V+ = 5V,  $T_A = +25$ °C, unless otherwise noted.)



## Typical Operating Characteristics (continued)


(Circuit of Figure 2, I<sub>LOAD</sub> = 100mA, unless otherwise noted.)

# SWITCHING WAVEFORMS, INVERTING SECTION




- A = GATE DRIVE, 5V/div
- B = SWITCH VOLTAGE, 10V/div C = SWITCH CURRENT, 0.2A/div

# SWITCHING WAVEFORMS, STEP-UP SECTION



- A = GATE DRIVE, 5V/div
- B = SWITCH VOLTAGE, 10V/div
- C = SWITCH CURRENT, 0.2A/div


#### OUTPUT-VOLTAGE NOISE, FILTERED AND UNFILTERED



A = NOISE WITH I FILTER, 1mV/div B = NOISE WITHOUT FILTER, 20mV/div MEASURED AT -V<sub>OUT</sub> V+ = 5V

V = 5VBW = 5MHz

#### LOAD-TRANSIENT RESPONSE



A = +VO, 20mV/div B = -VO, 50mV/div

Pin Description

PIN	NAME	FUNCTION
1	FB+	Step-Up Feedback Input
2	CC+	Step-Up Compensation Capacitor
3	AGND	Analog Ground
4	AV+	Analog Supply Voltage Input (+5V)
5	100/200	Selects oscillator frequency. Ground for 200kHz, or tie to V+ for 100kHz.
6	12/15	Selects V <sub>OUT</sub> . Ground for ±15V, or tie to V+ for ±12V.
7	VREF	Reference Voltage Output (+2.00V). Force to GND or V+ to disable chip.
8	SS	Soft-Start Timing Capacitor (sources 5µA)
9	CC-	Inverting Compensation Capacitor
10	FB-	Inverting Section Feedback Input
11	CSL-	Current-Sense Low (inverting section)
12	CSH-	Current-Sense High (inverting section)
13	V+	Supply Voltage Input (+5V)
14	EXT-	Push-Pull Output—drives external P-channel MOSFET.
15	PDRV	Voltage Input—negative supply for P-channel MOSFET driver.
16	PUMP	Charge-Pump Driver—clock output at 1/2 oscillator frequency.
17	EXT+	Push-Pull Output—drives external logic-level N-channel MOSFET.
18	GND	High-Current Ground
19	CSL+	Current-Sense Low (step-up section)
20	CSH+	Current-Sense High (step-up section)

## Operating Principle

Each current-mode controller consists of a summing amplifier that adds three signals: the current waveform from the power switch FET, an output-voltage error signal, and a ramp signal for AC compensation generated by the oscillator. The output of the summing amplifier resets a flip-flop, which in turn activates the power FET driver stage (Figure 1).

Both external transistor switches are synchronized to the oscillator and turn on simultaneously when the flipflop is set. The switches turn off individually when their source currents reach a trip threshold determined by the output-voltage error signal. This creates a dutycycle modulated pulse train at the oscillator frequency, where the on time is proportional to both the outputvoltage error signal and the peak inductor current. Low peak currents or high output-voltage error signals result in a high duty cycle (up to 90% maximum).

AC stability is enhanced by the internal ramp signal applied to the error amplifier. This scheme eliminates regenerative "staircasing" of the inductor current, which is otherwise a problem when in continuous current mode with greater than 50% duty cycle.




Figure 1. MAX742 Detailed Block Diagram

#### Detailed Description

#### 100kHz/200kHz Oscillator

The MAX742 oscillator frequency is generated without external components and can be set at 100kHz or 200kHz by pin strapping. Operating the device at 100kHz results in lower supply current and improved efficiency, particularly with light loads. However, component stresses increase and noise becomes more difficult to filter. For a given inductor value, the lower operating frequency results in slightly higher peak currents in the inductor and switch transistor (see *Typical Operating Characteristics*, Peak Inductor Current vs. Load Current graph). When the lower frequency is used in conjunction with an LC-type output filter (optional components in Figure 2), larger component values are required for equivalent filtering.

#### Charge-Pump Voltage Inverter

The charge-pump (PUMP) output is a rail-to-rail square wave at half the oscillator frequency. The square wave drives an external diode-capacitor circuit to generate a negative DC voltage (Point A in Figure 2), which in turn biases the inverting-output drive stage via PDRV. The charge pump thus increases the gate-source voltage applied to the external P-channel FET. The low onresistance resulting from increased gate drive ensures high efficiency and guarantees start-up under heavy loads. If a -5V to -8V supply is already available, it can be tied directly to PDRV and all of the charge-pump components removed. For input voltages greater than 8V, ground PDRV to prevent overvoltage. Observe PDRV absolute maximum ratings.




Figure 2. Standard 6W Application Circuit




Figure 3. High-Power 22W Application Circuit

#### Supply-Voltage Range

Although designed for operation from a +5V logic supply, the MAX742 works well from 4.2V (the upper limit of the undervoltage lockout threshold) to +10V (absolute maximum rating plus a safety margin). The upper limit can be further increased by limiting the voltage at V+ with a zener shunt or series regulator. To ensure AC stability, the inductor value should be scaled linearly with the nominal input voltage. For example, if Figure 3's application circuit is powered from a nominal 9V source, the inductor value should be increased to 40µH or 50µH. At high input voltages (>8V), the charge pump can cause overvoltage at PDRV. If the input can exceed 8V, ground PDRV and remove the capacitors and diodes associated with the charge pump.

#### In-Circuit Testing for Guaranteed Performance

Figure 2's circuit has been tested at all extremes of line, load, and temperature. Refer to the *Electrical Characteristics* table for guaranteed in-circuit specifications. Successful use of this circuit requires no component calculations.

#### Soft-Start

A capacitor connected between Soft-Start (SS) and ground limits surge currents at power-up. As shown in the *Typical Operating Characteristics*, the peak switch current limit is a function of the voltage at SS. SS is internally connected to a  $5\mu A$  current source and is diode-clamped to 2.6V (Figure 8). Soft-start timing is therefore set by the SS capacitor value. As the SS voltage ramps up, peak inductor currents rise until they reach normal operating levels. Typical values for the SS capacitor, when it is required at all, are in the range of  $1\mu F$  to  $10\mu F$ .

#### Fault Conditions Enabling SS Reset

In addition to power-up, the soft-start function is enabled by a variety of fault conditions. Any of the following conditions will cause an internal pull-down transistor to discharge the SS capacitor, triggering a soft-start cycle:

Undervoltage lockout Thermal shutdown VREF shorted to ground or supply VREF losing regulation




Figure 4. Soft-Start Equivalent Circuit

### Design Procedure

#### **Inductor Value**

An exact inductor value isn't critical. The inductor value can be varied in order to make tradeoffs between noise, efficiency, and component sizes. Higher inductor values result in continuous-conduction operation, which maximizes efficiency and minimizes noise. Physically smallest inductors (where  $E = 1/2 LI^2$  is minimum) are realized when operating at the crossover point between continuous and discontinuous modes. Lowering the inductor value further still results in discontinuous current even at full load, which minimizes the output capacitor size required for AC stability by eliminating the right-half-plane zero found in boost and inverting topologies. Ideal current-mode slope compensation where m = 2 x V/L is achieved if L (Henries) = RSENSE  $(\Omega)$  x 0.001, but again the exact value isn't critical and the inductor value can be adjusted freely to improve AC performance. The following equations are given for continuous-conduction operation since the MAX742 is mainly intended for low-noise analog power supplies. See Appendix A in Maxim's Battery Management and DC-DC Converter Circuit Collection for crossover point and discontinuous-mode equations.

Boost (positive) output:

$$L = \frac{(V_{IN} - V_{SW})^2 (V_{OUT} + V_D - V_{IN})}{(V_{OUT} + V_D)^2 (I_{LOAD})(F)(LIR)}$$

Inverting (negative) output:

$$L = \frac{(VIN - VSW)^2}{(VOUT + V_D)(I_{LOAD})(F)(LIR)}$$

where:

Vsw is the voltage drop across the the switch transistor and current-sense resistor in the on state (0.3V typ).

V<sub>D</sub> is the rectifier forward voltage drop (0.4V typ).

LIR is the ratio of peak-to-peak ripple current to DC offset current in the inductor (0.5 typ).

#### **Current-Sense Resistor Value**

The current-sense resistor values are calculated according to the worst-case-low current-limit threshold voltage from the *Electrical Characteristics* table and the peak inductor current. The peak inductor current calculations that follow are also useful for sizing the switches and specifying the inductor current saturation ratings.

$$RSENSE = \frac{150mV}{I_{PEAK}}$$

$$+I_{PEAK} (boost) = \frac{I_{LOAD} (V_{OUT} + V_{D})}{V_{IN} - V_{SW}} + \frac{(V_{IN} - V_{SW}) (V_{OUT} + V_{D} - V_{IN})}{(2)(F)(L)(V_{OUT} + V_{D})}$$

$$+I_{PEAK} (inverting) = \frac{I_{LOAD} (V_{OUT} + V_{D} + V_{IN})}{V_{IN} - V_{SW}} + \frac{(V_{IN} - V_{SW}) (V_{OUT} + V_{D} + V_{IN})}{(2)(F)(L) (V_{OUT} + V_{D})}$$

#### Filter Capacitor Value

The output filter capacitor values are generally determined by the effective series resistance (ESR) and voltage rating requirements rather than actual capacitance requirements for loop stability. In other words, the capacitor that meets the ESR requirement for noise purposes nearly always has much more output capacitance than is required for AC stability. Output voltage noise is dominated by ESR and can be roughly calculated by an Ohm's Law equation:

VNOISE (peak-to-peak) = IPEAK x RESR

where V<sub>NOISE</sub> is typically 0.15V.

Ensure the output capacitors selected meet the following minimum capacitance requirements:

Minimum  $CF = 60\mu F$  per output or the following, whichever is greater:

 $CF = 0.015/R_{LOAD}$  (in Farads, ±15V mode)  $CF = 0.01/R_{LOAD}$  (in Farads, ±12V mode)

#### Compensation Capacitor (CC) Value

The compensation capacitors (CC+ and CC-) cancel the zero introduced by the output filter capacitors' ESR, improving phase margin, and AC stability. The compensation poles set by CC+ and CC- should be set to match the ESR zero frequencies of the output filter capacitors according to the following:

#### Standard 6W Application

The 6W supply (Figure 2) generates ±200mA at ±15V, or ±250mA at ±12V. Output capability is increased to 10W or more by heatsinking the power FETs, using cores with higher current capability (such as Gowanda #050AT1003), and using higher filter capacitance.

Ferrite and MPP inductor cores optimize efficiency and size. Iron-power toroids designed for high frequencies are economical, but larger.

Ripple is directly proportional to filter capacitor equivalent series resistance (ESR). In addition, about 250mV transient noise occurs at the LX switch transitions. A very short scope probe ground lead or a shielded enclosure is need for making accurate measurements of transient noise. Extra filtering, as shown in Figure 2, reduces both noise components.


#### **High-Power 22W Application**

The 22W application circuit (Figure 3) generates ±15V at ±750mA or ±12V at ±950mA. Noninductive wirewound resistors with Kelvin current-sensing connections replace the metal-film resistors of the previous (6W) circuit. Gate drive for the P-channel FET is bootstrapped from the negative supply via diode D6. The 2.7V zener (D5) is required in 15V mode to prevent overvoltage. The charge pump (D3, D4, and C6) may not be necessary if the circuit is lightly loaded (<100mA) on start-up. AIE part #415-0963 is a ferrite pot-core inductor that can be used in place of a smaller, more expensive moly-permalloy toroid inductor (L1, L2). Higher efficiencies can be achieved by adding extra MOSFETs in parallel. Load levels above 10W make it necessary to add heatsinks, especially to the Pchannel FET.

## **Table 1. Trouble-Shooting Chart**

SYMPTOM	CORRECTION
Unstable Output. Noise or jitter on output ripple waveform. Scope may not trigger correctly.	<ul> <li>Loop stability problem.</li> <li>A. CC+ or CC- disconnected.</li> <li>B. EMI: Move inductor away from IC or use shielded inductors. Keep noise sources away from CC- and CC+.</li> <li>C. Grounding: Tie AGND directly to the filter capacitor ground lead. Ensure that current spikes from GND do not cause noise at AGND or compensation capacitor or reference bypass ground leads. Use wide PC traces or a ground plane.</li> <li>D. Bypass: Tie 10μF or larger between AGND and VREF. Use 150μF to bypass the input right at AV+. If there is high source resistance, 1000μF or more may be required.</li> <li>E. Current limiting: Reduce load currents. Ensure that inductors are not saturating.</li> <li>F. Slope compensation: Inductor value not matched to sense resistor.</li> </ul>
Noisy Output. Switching is steady, but large inductive spikes are seen at the outputs.	A. Ground noise: Probe ground is picking up switching EMI. Reduce probe ground lead length (use probe tip shield) or put circuit in shielded enclosure.      B. Poor HF response: Add ceramic or tantalum capacitors in parallel with output filter capacitors.
<b>Self-Destruction.</b> Transistors or IC die on power-up.	<ul> <li>A. Input overvoltage: Never apply more than +12V.</li> <li>B. FB+ or FB- disconnected or shorted. This causes runaway and output overvoltage.</li> <li>C. CC+ or CC- shorted.</li> <li>D. Output filter capacitor disconnected.</li> </ul>
Poor Efficiency. Supply current is high. Output will not drive heavy loads.	A. Inductor saturation: Peak currents exceed coil ratings.     B. MOSFET on-resistance too high.     C. Switching losses: Diode is slow or has high forward voltage. Inductor has high DC resistance. Excess capacitance at LX nodes.     D. Inductor core losses: Hysteresis losses cause self-heating in some core materials.     E. Loop instability: See Unstable Output above.
No Output. +VO = 5V or lessVO = 0V.	A. Check connections. VREF should be +2V.     B. When input voltage is less than +4.2V, undervoltage lockout is enabled.
No Switching. ±VO are correct, but no waveform is seen at LX+ or LX	Output is unloaded. Apply ±30mA or greater load to observe waveform.

### Chip Topography



TRANSISTOR COUNT: 375 SUBSTRATE CONNECTED TO V+